Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing

Current approaches towards building a reconfigurable processor are targeted towards general purpose computing or a limited range of media specific applications and are not specifically tuned for mobile multimedia applications. The increasing demand for mobile multimedia processing with stringent constraints for low power, low chip area and high flexibility at both the encoder and decoder naturally demand the design and development of a dynamically reconfigurable multimedia processor. We have performed a detailed complexity analysis of the MPEG-4 video coding mode which has illustrated the potential for reconfigurable computing. We have recently proposed a methodology for designing a reconfigurable media processor. This involves the design of a parser that identifies data/control flow graphs generated from the input assembly code of an UltraSPARC V-9 architecture; recurring pattern analyzer that uses a clustering based approach to identify specific sequences of operations that can potentially be implemented in hardware; and finally a count of such modules at every level of granularity with the associated weights based on the complexity of computation and data transfers used by partitioner and router. In this paper we then propose the design of the parser and pattern recognizer with results for detecting the reconfigurable patterns in MPEG4.

[1]  Sethuraman Panchanathan,et al.  Reconfigurable media processing , 2001, Proceedings International Conference on Information Technology: Coding and Computing.

[2]  Seth Copen Goldstein,et al.  PipeRench: a co/processor for streaming multimedia acceleration , 1999, ISCA.

[3]  Ian Glendinning,et al.  Parallel and Distributed Processing , 2001, Digital Image Analysis.

[4]  M. Glesner,et al.  An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[5]  Stamatis Vassiliadis,et al.  Coarse reconfigurable multimedia unit extension , 2001, Proceedings Ninth Euromicro Workshop on Parallel and Distributed Processing.

[6]  Guangming Lu,et al.  MorphoSys: a reconfigurable architecture for multimedia applications , 1998, Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216).

[7]  Andreas Moshovos,et al.  CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit , 2000, ISCA '00.

[8]  Holger Blume,et al.  Integration of high-performance ASICs into reconfigurable systems providing additional multimedia functionality , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[9]  G. Brebner.  Tooling up for reconfigurable system design , 1999 .

[10]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[11]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[12]  Anshul Kumar,et al.  Speeding up program execution using reconfigurable hardware and a hardware function library , 1998, Proceedings Eleventh International Conference on VLSI Design.