A 13Bit 5GS/S ADC with Time-Interleaved Chopping Calibration in 16NM FinFET

A 13bit 5GS/s time-interleaved ADC is described which uses a chopping technique to reduce the effect of interleaved flicker noise spectral artefacts and to increase the ADC immunity to input signal characteristics. Enhanced offset and time-skew calibration algorithms are developed to maximize the performance in the presence of non-ideal sampling switches. At 5GS/s, the ADC dissipates 641mW while achieving a 62dB and 57dB of SFDR and SNDR respectively while maintaining a SFDR excluding HD2 and HD3 better than 70dBc across the first Nyquist band for input amplitudes down to −20dBFS.

[1]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Bob Verbruggen,et al.  16.1 A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Qicheng Yu,et al.  A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[4]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  Xi Chen,et al.  27.6 A 4GS/s 13b pipelined ADC with capacitor and amplifier sharing in 16nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[6]  Phil Brown,et al.  16.7 A 12b 10GS/s interleaved pipeline ADC in 28nm CMOS technology , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).