Design of DDFS-driven PLL frequency synthesizer with reduced complexity

DDFS-driven PLL synthesizer has a high frequency resolution and wide frequency bandwidth. Since the output of DDFS is a synthesized analog signal, a waveform shaper is needed to provide the digital input for a DDFS-driven PLL synthesizer using the digital type phase detector. Furthermore, a lot of components in a DDFS unit can increase the switching time and the power consumption. In this paper, we propose a new design method of a DDFS-driven PLL synthesizer, which does not need the waveform shaper as well as the extra circuits of DDFS. As a result, the proposed method makes improvements to such quality factors as switching time and power consumption, compared with the conventional DDFS-driven PLL frequency synthesizer.

[1]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[2]  Michael J. Flanagan,et al.  Spur-reduced digital sinusoid synthesis , 1993, IEEE Trans. Commun..

[3]  Shigeki Obote,et al.  PLL synthesizer with multi-programmable divider and multi-phase detector , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).

[4]  Dov Wulich.  Fast frequency synthesis by PLL using a continuous phase divider , 1988 .

[5]  K. Itoh,et al.  A 5 to 10 GHz low spurious triple tuned type PLL synthesizer driven by frequency converted DDS unit , 1997, 1997 IEEE MTT-S International Microwave Symposium Digest.

[6]  S. Mori,et al.  Fast acquisition PLL frequency synthesizer with improved N-stage cycle swallower , 1993, Proceedings of IEEE Pacific Rim Conference on Communications Computers and Signal Processing.