Optimal design of delta-sigma ADCs by design space exploration

An algorithm for architecture-level exploration of &SGR;D ADC design space is presented. The algorithm finds an optimal solution by exhaustively exploring both single-loop and cascaded architectures, with single-bit or multi-bit quantizer, for a range of oversampling ratios. A fast filter-level step evaluates the performance of all loop-filter topologies and passes the accepted solutions to the architecture-level optimization step which maps the filters on feasible architectures and evaluates their performance. The power consumption of each accepted architecture is estimated and the best top-ten solutions in terms of the ratio of peak SNDR versus power consumption are further optimized for yield. Experimental results for two different design targets are presented. They show that previously published solutions are among the best architectures for a given target but that better solutions can be designed.

[1]  A.L. Coban,et al.  A 1.5 V 1.0 mW audio /spl Delta//spl Sigma/ modulator with 98 dB dynamic range , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  A. Marchioro,et al.  Analog design in deep submicron CMOS processes for LHC , 1999 .

[3]  Franco Maloberti,et al.  TOSCA: a simulator for switched-capacitor noise-shaping A/D converters , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Yevgeny Perelman,et al.  A low-light-level sensor for medical diagnostic applications , 2001, IEEE J. Solid State Circuits.

[5]  G. Temes.  Delta-sigma data converters , 1994 .

[6]  J. Huijsing,et al.  A 1.8-mW CMOS /spl Sigma//spl Delta/ modulator with integrated mixer for A/D conversion of IF signals , 2000, IEEE Journal of Solid-State Circuits.

[7]  K. Vleugels,et al.  A 2.5 V broadband multi-bit /spl Sigma//spl Delta/ modulator with 95 dB dynamic range , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[8]  Michel Steyaert,et al.  Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .

[9]  Johan H. Huijsing,et al.  A 1.8-mW CMOS sigma delta modulator with integrated mixer for A/D conversion of IF signals , 2000 .

[10]  Georges Gielen,et al.  Dedicated system-level simulation of /spl Delta//spl Sigma/ modulators , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).