High efficiency power management system for solar energy harvesting applications

A high efficiency power management system for solar energy harvesting applications is proposed. The power management system receives power from photovoltaic (PV) cell and generate different voltage levels, they are 1V∼0.3V for analog circuitry and low power digital circuitry, −1.2V for super-cutoff technique in memory circuitry, and 10V for FLASH memory or I/O components. The great voltage varieties are suitable for green integrated regulator SoC electronics. The power management system also contains a rechargeable battery which is charged by multi-phase maximum power tracking (MPT) circuitry with the PV cell module. With the MPT circuitry, the power of PV cell can be regulated in the maximum power region. The average power efficiency of the MPT circuitry is up to 80%∼73%. All results are simulated in UMC 90nm bulk CMOS technology model.

[1]  W. Weber,et al.  Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps , 2000, IEEE Journal of Solid-State Circuits.

[2]  Hui Shao,et al.  A micro power management system and maximum output power control for solar energy harvesting applications , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[3]  Tsutomu Hoshino,et al.  Maximum photovoltaic power tracking: an algorithm for rapidly changing atmospheric conditions , 1995 .

[4]  Wei Hwang,et al.  An Efficient Power Management System for Solar Energy Harvesting Applications , 2009 .

[5]  Bram Nauta,et al.  Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology , 1998, IEEE J. Solid State Circuits.

[6]  K. Sawada,et al.  An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[7]  Erik Brunvand,et al.  Self-timed design with dynamic domino circuits , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[8]  Gabor C. Temes,et al.  Area efficient CMOS charge pump circuits , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[9]  Wing-Hung Ki,et al.  Ultra-low voltage power management and computation methodology for energy harvesting applications , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[10]  Hao Min,et al.  An improved charge pump with high efficiency for low voltage operations , 2005, 2005 6th International Conference on ASIC.

[11]  Angela Arapoyanni,et al.  A CMOS charge pump for low voltage operation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[12]  Cyril Condemine,et al.  Efficient Power Management Circuit: From Thermal Energy Harvesting to Above-IC Microbattery Energy Storage , 2008, IEEE J. Solid State Circuits.

[13]  Mengzhe Ma.  Design of high efficiency step-down switched capacitor DC/DC converter , 2003 .

[14]  E. Vandamme,et al.  Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability , 2000 .

[15]  Rino Micheloni,et al.  High-voltage management in single-supply CHE NOR-type flash memories , 2003 .

[16]  A.P. Chandrakasan,et al.  Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications , 2007, 2007 IEEE Power Electronics Specialists Conference.

[17]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[18]  Jongrong Lin,et al.  Implementation of a DSP-controlled photovoltaic system with peak power tracking , 1998, IEEE Trans. Ind. Electron..

[19]  M. Lanzoni,et al.  Program schemes for multilevel flash memories , 2003, Proc. IEEE.

[20]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[21]  S. Rajapandian,et al.  High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters , 2007, IEEE Journal of Solid-State Circuits.

[22]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.

[23]  M. Ker,et al.  On-Chip High-Voltage Charge Pump Circuit in Standard CMOS Processes With Polysilicon Diodes , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[24]  Giovanni Campardo,et al.  An overview of flash architectural developments , 2003 .

[25]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[26]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[27]  A. Afzali-Kusha,et al.  Study of super cut-off CMOS technique in presence of the gate leakage current , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[28]  Wing-Hung Ki,et al.  Design Strategy for Step-Up Charge Pumps With Variable Integer Conversion Ratios , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  Yen-Tai Lin,et al.  A new dual pumping circuit without body effects for low supply voltage , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[30]  Ming-Dou Ker,et al.  Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes , 2006, IEEE J. Solid State Circuits.

[31]  Robert L. Steigerwald,et al.  Microcomputer Control of a Residential Photovoltaic Power Conditioning System , 1985, IEEE Transactions on Industry Applications.

[32]  Charles R. Sullivan,et al.  A high-efficiency maximum power point tracker for photovoltaic arrays in a solar-powered race vehicle , 1993, Proceedings of IEEE Power Electronics Specialist Conference - PESC '93.

[33]  Hongchin Lin,et al.  New four-phase generation circuits for low-voltage charge pumps , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[34]  W.G. Hurley,et al.  Battery Management System for Solar Energy Applications , 2006, Proceedings of the 41st International Universities Power Engineering Conference.

[35]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[36]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[37]  Y. J. Park,et al.  A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.

[38]  Kentaro Watanabe,et al.  High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories , 2002 .

[39]  T. Karnik,et al.  An area-efficient, integrated, linear regulator with ultra-fast load regulation , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).