Special ATPG to correlate test patterns for low-overhead mixed-mode BIST

In mixed-mode BIST, deterministic test patterns are generated with on-chip hardware to detect the random-pattern-resistant (r.p.r.) faults that are missed by the pseudo-random patterns. While previous work in mixed-mode BIST has focused on developing hardware schemes for more efficiently encoding a given set of deterministic patterns (generated by a conventional ATPG procedure), the approach taken in this paper is to improve the encoding efficiency (and hence reduce hardware overhead) by specially selecting a set of deterministic test patterns for the r.p.r. faults that can be efficiently encoded. A special ATPG procedure is described for finding test patterns for the r.p.r. faults that are correlated (have the same logic value) in many bit positions. Such test patterns can be efficiently encoded with one of the many "bit-fixing" schemes that have been described in the literature. Results are shown for different bit-fixing schemes which indicate dramatic reductions in BIST overhead can be achieved by using the proposed ATPG procedure to select which test patterns to encode.

[1]  Janusz Rajski,et al.  Cube-Contained Random Patterns and Their Applications to the Complete Testing of Synthesized Multi-Level Circuits , 1991 .

[2]  Irith Pomeranz,et al.  Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Nur A. Touba,et al.  Synthesis of mapping logic for generating transformed pseudo-random patterns for BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  Spyros Tragoudas,et al.  Generating deterministic unordered test patterns with counters , 1996, Proceedings of 14th VLSI Test Symposium.

[5]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[6]  Charles R. Kime,et al.  MFBIST: a BIST method for random pattern resistant circuits , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Irith Pomeranz,et al.  3-weight Pseudo-random Test Generation Based on a Deterministic Test Set for Combinational and Sequential Circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.

[9]  Hans-Joachim Wunderlich,et al.  Deterministic pattern generation for weighted random pattern testing , 1996, Proceedings ED&TC European Design and Test Conference.

[10]  Nur A. Touba,et al.  Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[11]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[12]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[13]  Gundolf Kiefer,et al.  Using BIST control for pattern generation , 1997, Proceedings International Test Conference 1997.

[14]  Charles R. Kime,et al.  Fixed-biased pseudorandom built-in self-test for random pattern resistant circuits , 1994, Proceedings., International Test Conference.

[15]  John P. Robinson,et al.  Design of low cost ROM based test generators , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[16]  Eduard Cerny,et al.  A Class of Test Generators for Built-In Testing , 1983, IEEE Transactions on Computers.

[17]  Janusz Rajski,et al.  Decompression of test data using variable-length seed LFSRs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[18]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[19]  John A. Waicukauski,et al.  Two-dimensional test data decompressor for multiple scan designs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[20]  Dhiraj K. Pradhan,et al.  A novel pattern generator for near-perfect fault-coverage , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[21]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[22]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[23]  C. Dufaza,et al.  LFSROM: A hardware test pattern generator for deterministic ISCAS85 test sets , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[24]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[25]  Gamille Cambon,et al.  LFSR based Deterministic and Pseudo-Random Test Pattern Generator Structures , 1991 .

[26]  Janak H. Patel,et al.  Design of Test Pattern Generators for Built-In Test , 1984, ITC.

[27]  P. Goel.  Test Generation and Dynamic Compaction of Tests , 1979 .

[28]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..

[29]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[30]  Christian Dufaza,et al.  BIST hardware generator for mixed test scheme , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[31]  S. Hellebrand,et al.  Pattern generation for a deterministic BIST scheme , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[32]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[33]  B. Courtois,et al.  GENERATION OF VECTOR PATTERNS THROUGH RESEEDING OF , 1992 .

[34]  Gert-Jan Tromp,et al.  Minimal Test Sets for Combinational Circuits , 1991, 1991, Proceedings. International Test Conference.

[35]  S. Hellebrand,et al.  An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[36]  Spyros Tragoudas,et al.  Deterministic test pattern reproduction by a counter , 1996, Proceedings ED&TC European Design and Test Conference.