New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability
暂无分享,去创建一个
[1] Chin-Long Chen,et al. Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..
[2] John H. Holland,et al. Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .
[3] Sugato Basu,et al. Reducing power consumption in memory ECC checkers , 2004 .
[4] Nur A. Touba,et al. Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code , 2007, 25th IEEE VLSI Test Symposium (VTS'07).
[5] M. Y. Hsiao,et al. A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .
[6] Douglas C. Bossen,et al. Orthogonal Latin Square Configuration for LSI Memory Yield and Reliability Enhancement , 1975, IEEE Transactions on Computers.
[7] Eiji Fujiwara,et al. Error-control coding for computer systems , 1989 .
[8] Chin-Long Chen,et al. Fault Alignment Exclusion for Memory Using Address Permutation , 1984, IBM J. Res. Dev..
[9] Norman M. Abramson,et al. A class of systematic codes for non-independent errors , 1959, IRE Trans. Inf. Theory.
[10] Richard W. Hamming,et al. Error detecting and error correcting codes , 1950 .
[11] Dhiraj K. Pradhan,et al. Error-control coding in computers , 1990, Computer.
[12] Michael B. Pursley,et al. Frequency-Hop Antijam Communications with Nonbinary Error-Control Coding , 2007, MILCOM 2007 - IEEE Military Communications Conference.
[13] Hans-Paul Schwefel,et al. Evolution strategies – A comprehensive introduction , 2002, Natural Computing.
[14] James L. Massey,et al. Review of 'Error-Correcting Codes, 2nd edn.' (Peterson, W. W., and Weldon, E. J., Jr.; 1972) , 1973, IEEE Trans. Inf. Theory.
[15] W. W. Peterson,et al. Error-Correcting Codes. , 1962 .
[16] Jean-Claude Geffroy,et al. Error Detecting and Correcting Codes , 2002 .
[17] Shu Lin,et al. Error Control Coding , 2004 .