Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links

Abstract We propose an energy efficient error control code for the on chip interconnection link capable of correcting any type of error patterns including random and burst errors up to five (i.e. 1, 2, 3, 4, and 5 errors). The proposed code is based on single error correction–double error detection (SEC–DED) extended Hamming code and standard triplication error correction scheme. Using single error correction–double error detection (SEC–DED) extended Hamming code and standard triplication error correction scheme a new decoding algorithm is proposed to correct multiple errors up to five in on-chip interconnection link. Triplication error correction scheme provides crosstalk avoidance by reducing the coupling capacitance of the interconnection wire. The proposed code provides high reliability compared to other error control codes. The performance of the proposed code is evaluated for codec area, codec power, codec delay, residual flit error rate, link swing voltage and link power. For the given reliability requirement of 10−5 and 10−20, the proposed code achieves low residual flit error rate and low swing voltage. The low swing voltage results in the reduction of the link power consumption up to 68% compared to the existing error control codes for on chip interconnection link. The low residual flit error rate and low link power make the proposed code appropriate for on chip interconnection link.

[1]  Partha Pratim Pande,et al.  Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Naresh R. Shanbhag,et al.  Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Naresh R. Shanbhag,et al.  Coding for reliable on-chip buses: fundamental limits and practical codes , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[4]  Cecilia Metra,et al.  New ECC for crosstalk impact minimization , 2005, IEEE Design & Test of Computers.

[5]  Partha Pratim Pande,et al.  Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Bo Fu,et al.  An Energy-Efficient Multiwire Error Control Scheme for Reliable On-Chip Interconnects Using Hamming Product Codes , 2008, VLSI Design.

[7]  Mary Jane Irwin,et al.  Adapative Error Protection for Energy Efficiency , 2003, ICCAD 2003.

[8]  G. Seetharaman,et al.  Hamming Product Code Based Multiple Bit Error Correction Coding Scheme Using Keyboard Scan Based Decoding for on Chip Interconnects Links , 2012 .

[9]  Partha Pratim Pande,et al.  Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding , 2008, J. Electron. Test..

[10]  Chong-Min Kyung,et al.  Reducing cross-coupling among interconnect wires in deep-submicron datapath design , 1999, DAC '99.

[11]  Wei Hwang,et al.  Self-Calibrated Energy-Efficient and Reliable Channels for On-Chip Interconnection Networks , 2012, J. Electr. Comput. Eng..

[12]  F. Caignet,et al.  The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.

[13]  Bo Fu,et al.  Burst Error Detection Hybrid ARQ with Crosstalk-Delay Reduction for Reliable On-chip Interconnects , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[14]  Luca Benini,et al.  Error control schemes for on-chip communication links: the energy-reliability tradeoff , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Axel Jantsch,et al.  A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[16]  Cecilia Metra,et al.  Configurable Error Control Scheme for NoC Signal Integrity , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[17]  Cecilia Metra,et al.  Exploiting ECC redundancy to minimize crosstalk impact , 2005, IEEE Design & Test of Computers.

[18]  Gerald E. Sobelman,et al.  Network-on-chip link analysis under power and performance constraints , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[19]  Dennis Sylvester,et al.  Analytical modeling and characterization of deep-submicrometer interconnect , 2001 .

[20]  Naresh R. Shanbhag,et al.  A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[22]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[23]  Bo Fu,et al.  On Hamming Product Codes With Type-II Hybrid ARQ for On-Chip Interconnects , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[25]  Chunjie Duan,et al.  Analysis and avoidance of cross-talk in on-chip buses , 2001, HOT 9 Interconnects. Symposium on High Performance Interconnects.

[26]  Naresh R. Shanbhag,et al.  Coding for system-on-chip networks: a unified framework , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[27]  Paul Ampadu,et al.  Adaptive error control for nanometer scale network-on-chip links , 2009, IET Comput. Digit. Tech..

[28]  Kevin Skadron,et al.  Odd/even bus invert with two-phase transfer for buses with coupling , 2002, ISLPED '02.

[29]  Paul Ampadu,et al.  Error control integration scheme for reliable NoC , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[30]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[31]  Igor L. Markov,et al.  Error-correction and crosstalk avoidance in DSM busses , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[32]  Kurt Keutzer,et al.  Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[33]  Anantha Chandrakasan,et al.  A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[34]  Luca Benini,et al.  Analysis of error recovery schemes for networks on chips , 2005, IEEE Design & Test of Computers.

[35]  Paul Ampadu,et al.  Adaptive Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.