A fast settling frequency synthesizer with switched‐bandwidth loop filter
暂无分享,去创建一个
Samad Sheikhaei | Massoud Tohidian | Farhad Beiraghdar | Alireza Ghobadi Rad | S. Sheikhaei | Massoud Tohidian | Farhad Beiraghdar | A. G. Rad
[1] Sung-Mo Kang,et al. Fast settling frequency synthesizer with two-point channel control paths , 2012, Int. J. Circuit Theory Appl..
[2] Mohammad Gholami,et al. A new fast-lock, low-jitter, and all-digital frequency synthesizer for DVB-T receivers , 2015, Int. J. Circuit Theory Appl..
[3] Jason Wei,et al. A 25 GHz Fast-Lock Digital LC PLL With Multiphase Output Using a Magnetically-Coupled Loop of Oscillators , 2015, IEEE Journal of Solid-State Circuits.
[4] C.S. Vaucher,et al. An adaptive PLL tuning system architecture combining high spectral purity and fast settling time , 2000, IEEE Journal of Solid-State Circuits.
[5] Beomsup Kim,et al. A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.
[6] Nanjian Wu,et al. A fast-settling PLL frequency synthesizer with direct frequency presetting , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[7] Anthony Chan Carusone,et al. Multi-phase bang-bang digital phase lock loop with accelerated frequency acquisition , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[8] Kyoungho Woo,et al. Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing Bandwidths , 2008, IEEE Journal of Solid-State Circuits.
[9] Sung-Mo Kang,et al. 4.2W CMOS Frequency Synthesizer for 2.4GHz ZigBee Application with Fast Settling Time Performance , 2006, 2006 IEEE MTT-S International Microwave Symposium Digest.