Efficient FPGA Implementation of an ANN-Based Demapper Using Cross-Layer Analysis