Systematic design space exploration for customisable multi-processor architectures

A systematic approach to design space exploration of customisable options for multi-processor architectures is presented. This approach is used to explore a parameterisable system model as a part of a novel exploration tool. Architecture trends are analysed through the variation of prefabrication choice of number of processing elements (PEs) and cache size. Of note, is the relationship between multi-threading and off-chip memory access. This is shown to reduce performance by up to five times for a decimation case study. From the analysis of architecture trends, a post-fabrication choice of processing pattern is shown to provide up to three times improvement for a negligible area cost. In verification, the system model mimics the performance of sample graphics processors. This is achieved with a run time of only five minutes for a decimation case study with a model setup of eight processing elements and 16 KB cache.

[1]  Wayne Luk,et al.  Using Reconfigurable Logic to Optimise GPU Memory Accesses , 2008, 2008 Design, Automation and Test in Europe.

[2]  Wayne Luk,et al.  Evaluation of SystemC modelling of reconfigurable embedded systems , 2005, Design, Automation and Test in Europe.

[3]  Wayne Luk,et al.  Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[4]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[5]  G. Diamos,et al.  FROM ADAPTIVE TO SELF-TUNED SYSTEMS , 2007 .

[6]  Axel Braun,et al.  SystemC for the Design and Modeling of Programmable Systems , 2004, FPL.

[7]  Kevin Skadron,et al.  Fine-grained graphics architectural simulation with Qsilver , 2005, SIGGRAPH '05.

[8]  Carlos González,et al.  Shader performance analysis on a modern GPU architecture , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).

[9]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[10]  N.K. Govindaraju,et al.  A Memory Model for Scientific Algorithms on Graphics Processors , 2006, ACM/IEEE SC 2006 Conference (SC'06).

[11]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[12]  Michael F. P. O'Boyle,et al.  High-Performance Embedded Architecture and Compilation Roadmap , 2007, Trans. High Perform. Embed. Archit. Compil..

[13]  Patrick Schaumont,et al.  The happy marriage of architecture and application in next-generation reconfigurable systems , 2004, CF '04.

[14]  Andreas Gerstlauer,et al.  Automatic generation of transaction level models for rapid design space exploration , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).