Asynchronous QDI circuit synthesis from signal transition protocols
暂无分享,去创建一个
[1] A. Thongtak,et al. Signal transition graph based logic synthesis for asynchronous control circuits using template based method , 2007, TENCON 2007 - 2007 IEEE Region 10 Conference.
[2] Jens Sparsø,et al. Principles of Asynchronous Circuit Design , 2001 .
[3] Jie-Hong Roland Jiang,et al. Synthesis of PCHB-WCHB hybrid quasi-delay insensitive circuits , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[4] Niraj K. Jha,et al. MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines , 1999 .
[5] Takashi Nanya,et al. Automatic synthesis of speed-independent circuits from signal transition graph specifications , 1996, Proceedings of 9th International Conference on VLSI Design.
[6] Jun Gu,et al. Signal transition graph constraints for speed-independent circuit synthesis , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[7] Jordi Cortadella,et al. Polynomial algorithms for the synthesis for hazard-free circuits from signal transition graphs , 1993, ICCAD.
[8] Josep Carmona,et al. Synthesis of asynchronous controllers using integer linear programming , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Maciej Koutny,et al. Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT , 2004, Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004..
[10] Jordi Cortadella,et al. Polynomial algorithms for the synthesis of hazard-free circuits from signal transition graphs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[11] Victor Khomenko,et al. Logic Decomposition of Asynchronous Circuits Using STG Unfoldings , 2011, 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems.
[12] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.
[13] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[14] Walter Vogler,et al. STG-Based Resynthesis for Balsa Circuits , 2013, 2013 13th International Conference on Application of Concurrency to System Design.
[15] Alain J. Martin,et al. Projection: A Synthesis Technique for Concurrent Systems , 1999, ASYNC.
[16] Chu Shik Jhon,et al. Automatic synthesis of gate-level speed-independent control circuits from signal transition graphs , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[17] D. A. Edwards,et al. The Balsa Asynchronous Circuit Synthesis System , 2000 .
[18] Alex Kondratyev,et al. Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..
[19] Walter Vogler,et al. STG Decomposition: Internal Communication for SI Implementability , 2010, 2010 10th International Conference on Application of Concurrency to System Design.
[20] Luciano Lavagno,et al. Design Automation of Real-Life Asynchronous Devices and Systems , 2007, Found. Trends Electron. Des. Autom..
[21] Alain J. Martin,et al. Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.
[22] Shu-Chuan Huang,et al. Synthesis of QDI FSMs from Synchronous Specifications , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.
[23] Steve Furber,et al. Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .
[24] Jun Gu,et al. Asynchronous circuit synthesis with Boolean satisfiability , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[25] Doug A. Edwards,et al. Attacking control overhead to improve synthesised asynchronous circuit performance , 2005, 2005 International Conference on Computer Design.
[26] C. Ykman-Couvreur,et al. Synthesis and optimization of asynchronous controllers based on extended lock graph theory , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[27] Tam-Anh Chu,et al. Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .