A Baud-Rate Timing Recovery Scheme With a Dual-Function Analog Filter
暂无分享,去创建一个
[1] Anthony Chan Carusone,et al. Clock recovery in high-speed multilevel serial links , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[2] A. Emami-Neyestanak,et al. CMOS transceiver with baud rate clock recovery for optical interconnects , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[3] A. Xotta,et al. A 1 GHz CMOS analog front-end for a generalized PRML read channel , 2005, IEEE Journal of Solid-State Circuits.
[4] Jin Liu,et al. A 2.5- to 3.5-Gb/s adaptive FIR equalizer with continuous-time wide-bandwidth delay line in 0.25-μm CMOS , 2006 .
[5] J.P. Keane,et al. An adaptive analog noise-predictive decision-feedback equalizer , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).
[6] Jin Liu,et al. A 2.5- to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time Wide-Bandwidth Delay Line in 0.25-$muhbox m$CMOS , 2006, IEEE Journal of Solid-State Circuits.
[7] Deog-Kyoon Jeong,et al. A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .
[8] Un-Ku Moon,et al. CMOS implementation of nonlinear spectral-line timing recovery in digital data-communication systems , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] B. Razavi,et al. A CMOS clock recovery circuit for 2.5-Gb/s NRZ data , 2001, IEEE J. Solid State Circuits.
[10] Behzad Razavi. Clock Recovery from Random Binary Signals , 1996 .
[11] P.J. Hurst,et al. A CMOS analog timing recovery circuit for PRML detectors , 2000, IEEE Journal of Solid-State Circuits.
[12] Pervez M. Aziz,et al. Symbol rate timing recovery for higher order partial response channels , 2001, IEEE J. Sel. Areas Commun..
[13] K. Mueller,et al. Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..