Multiple-valued arithmetic integrated circuits based on 1.5 V-supply dual-rail source-coupled logic
暂无分享,去创建一个
[1] Michitaka Kameyama,et al. Multiple-valued current-mode MOS integrated circuits based on dual-rail source-coupled logic , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).
[2] Kenneth C. Smith. The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.
[3] Michitaka Kameyama,et al. A 1.5 V-supply 200 MHz pipelined multiplier using multiple-valued current-mode MOS differential logic circuits , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[4] Algirdas Avizienis,et al. Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..
[5] Masakazu Yamashina,et al. An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .
[6] A. Avizeinis,et al. Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .
[7] Edward J. Nowak,et al. MOSFET technology for low-voltage/low-power applications , 1994, IEEE Micro.
[8] Hiroshi Makino,et al. A 8.8-ns 54/spl times/54-bit multiplier using new redundant binary architecture , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[9] Shoji Kawahito,et al. A multiplier chip with multiple-valued bidirectional current-mode logic circuits , 1988, Computer.