Clock signal generator and phase and delay locked loop comprising the same
暂无分享,去创建一个
The present invention discloses a phase and a delay-locked loop having a clock signal generator, and this. A clock signal generator is a plurality of clock signals having at least two ring-shaped circuit connecting the inverter circuit in a ring shape, and the at least one inverting circuit shared by at least two ring-shaped circuits each having a different phase input of a plurality of oscillators in connection circuit, and a node of the plurality of nodes of the oscillator in the first stage of the plurality of oscillators for cascading the same node of the plurality of nodes of the plurality of oscillators, each generating through a plurality of nodes characterized in that in an input circuit for applying a clock signal, generating a plurality of output clock signals of the plurality of the oscillator over a plurality of nodes of the oscillator of the last stage has the same frequency as the input clock signal having the same phase difference each other, It shall be. Thus, it is possible to occur with the same frequency as the frequency of the input clock signal without further control a plurality of clock signals having the same phase difference each other at a high speed.