New nibbled-page architecture for high-density DRAMs

A nibbled-page architecture which can be used to access all column addresses on the selected row address randomly in units of 8 bits at the 100 Mbit/s data rate is discussed. To realize such high-speed architecture, three key circuit techniques have been developed. An on-chip interleaved circuit has been used for the high-speed serial READ and WRITE operations. Column address prefetch and WE signal prefetch techniques have been introduced to eliminate idle time between 8 bit units. The nibbled-page architecture has been successfully implemented in an experimental 16 Mb DRAM, and 100 Mb/s operation has been achieved. The DRAM with nibbled-page mode is very effective in simplifying the design of high-speed data transfer systems. >

[1]  Y. Oowaki,et al.  A new nibbled-page architecture for high density DRAMs , 1988, Symposium 1988 on VLSI Circuits.

[2]  S. Watanabe,et al.  An Experimental 16mb Cmos dram Chip with a 100mhz Serial Read/Write Mode , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[3]  J. Brady,et al.  A 100ns 64K dynamic RAM using redundancy techniques , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  T. Yabu,et al.  A 64K DRAM with 35 ns static column operation , 1983, IEEE Journal of Solid-State Circuits.