A simple compact model for long-channel junctionless Double Gate MOSFETs

Abstract This paper presents a simple explicit compact model for the drain current of long channel symmetrical junctionless Double Gate MOSFETs. Our approach leads to very simple equations compared to other models, while retaining high accuracy and physical consistency. Explicit and analytical solutions are also given. Compared to TCAD simulations, the model gives excellent results in accumulation regime. Although the accuracy decreases in depletion regime for very high doping and semiconductor thicknesses, it still remains very good and it is shown that this issue can be neglected because it can only be seen on devices with both high doping and semiconductor thicknesses, that are unlikely to be used as a real device, because of their negative threshold voltage. Finally, it is shown that the model reproduces the two observed different conduction modes, related to accumulation and depletion regimes and that the effective gate capacitance and threshold voltage are different in those regimes, which explains the change of slope observed in the I d ( V g ) characteristics.

[1]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[2]  Sung-Jin Choi,et al.  A Full-Range Drain Current Model for Double-Gate Junctionless Transistors , 2011, IEEE Transactions on Electron Devices.

[3]  Serge Winitzki,et al.  Uniform Approximations for Transcendental Functions , 2003, ICCSA.

[4]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[5]  Olivier Faynot,et al.  A physical compact DC drain current model for long-channel undoped ultra-thin body (UTB) SOI and asymmetric double-gate (DG) MOSFETs with independent gate operation , 2011 .

[6]  Denis Flandre,et al.  Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications , 2007 .

[7]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[8]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[9]  Sung-Jin Choi,et al.  Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors , 2011, IEEE Electron Device Letters.

[10]  C. Lallement,et al.  Generalization of the Concept of Equivalent Thickness and Capacitance to Multigate MOSFETs Modeling , 2012, IEEE Transactions on Electron Devices.

[11]  B. Iniguez,et al.  A Quasi-Two-Dimensional Compact Drain–Current Model for Undoped Symmetric Double-Gate MOSFETs Including Short-Channel Effects , 2008, IEEE Transactions on Electron Devices.