Diagnosis of resistive-open and stuck-open defects in digital CMOS ICs

A resistive-open defect is an imperfect circuit connection that can be modeled as a defect resistor between two circuit nodes that should be connected. A stuck-open (SOP) defect is a complete break (no current flow) between two circuit nodes that should be connected. Conventional single stuck-at fault diagnosis cannot precisely diagnose these two defects because the test results of defective chips depend on the sequence of test patterns. This paper presents precise diagnosis techniques for these two defects. The diagnosis techniques take the test-pattern sequence into account, and therefore, produce precise diagnosis results. Also, our diagnosis technique handles multiple faults of different fault models. The diagnosis techniques are validated by experimental results. Twelve SOP and one resistive-open chips are diagnosed out of a total of 459 defective chips.

[1]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques: chip and experiment design , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[3]  Edward J. McCluskey,et al.  Analysis of pattern-dependent and timing-dependent failures in an experimental test chip , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Yeoh Eng Hong,et al.  The application of novel failure analysis techniques for advanced multi-layered CMOS devices , 1997, Proceedings International Test Conference 1997.

[5]  Janusz Rajski,et al.  Stuck-open and transition fault testing in CMOS complex gates , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[6]  Eric Lindbloom,et al.  Structured Logic Testing , 1990 .

[7]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[8]  Simon Johnson,et al.  Residual charge on the faulty floating gate CMOS transistor , 1994, Proceedings., International Test Conference.

[9]  F. Joel Ferguson.  Book Review: Logic Design Principles by Edward J. McCluskey: Prentice-Hall Publishers, Englewood Cliffs, New Jersey, 549 pp., $39.95 , 1988, CARN.

[10]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[11]  John A. Waicukauski,et al.  Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.

[12]  Edward J. McCluskey,et al.  Testing for resistive opens and stuck opens , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[13]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[14]  Edward J. McCluskey,et al.  Multiple-output propagation transition fault test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[15]  Edward J. McCluskey,et al.  Diagnosis of sequence-dependent chips , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[16]  Srikanth Venkataraman,et al.  A technique for logic fault diagnosis of interconnect open defects , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[17]  M. Lousberg,et al.  On Electrical Fault Diagnosis in Full-Scan Circuits , 2001 .

[18]  Keith Baker,et al.  Defect-based delay testing of resistive vias-contacts a critical evaluation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[19]  William C. Mann,et al.  Redundancy techniques for computing systems , 1962 .

[20]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[21]  Sreejit Chakravarty,et al.  Fault models for speed failures caused by bridges and opens , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[22]  F. Joel Ferguson,et al.  An unexpected factor in testing for CMOS opens: the die surface , 1996, Proceedings of 14th VLSI Test Symposium.

[23]  Edward J. McCluskey,et al.  Cold delay defect screening , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[24]  Jochen A. G. Jess,et al.  On accurate modeling and efficient simulation of CMOS opens , 1993, Proceedings of IEEE International Test Conference - (ITC).

[25]  Edward J. McCluskey,et al.  Center for Reliable Computing , 1999 .

[26]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[27]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[28]  Sudhakar M. Reddy,et al.  Fault Detection and Design For Testability of CMOS Logic Circuits , 1988 .

[29]  Barry K. Rosen,et al.  Efficient Fault Simulation of CMOS Circuits with Accurate Models , 1986, ITC.

[30]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[31]  Kenneth M. Thompson.  Intel and the Myths of Test , 1996, IEEE Des. Test Comput..

[32]  Robert C. Aitken,et al.  Diagnosis of leakage faults with IDDQ , 1992, J. Electron. Test..

[33]  Israel Koren,et al.  A statistical study of defect maps of large area VLSI IC's , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[34]  Irith Pomeranz,et al.  On diagnosis and diagnostic test generation for pattern-dependenttransition faults , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Sudhakar M. Reddy,et al.  On Testable Design for CMOS Logic Circuits , 1983, International Test Conference.

[36]  E. Hnatek.  Digital Integrated Circuit Testing from a Quality Perspective , 1993 .

[37]  A. Stamper,et al.  Sub-0.25-micron interconnection scaling: damascene copper versus subtractive aluminum , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).