Adjacency-Clustering for Identifying Defect Patterns and Yield Prediction in Integrated Circuit Manufacturing

Abstract Adjacency-clustering is a new concept of capturing phenomena in the presence of spatial dependencies, or Neighborhood Effect (NE). The technique is applied here to prediction problems in the presence of NE that arise in manufacturing system monitoring, quality control and yield prediction. This work is motivated by Integrated Circuit Manufacturing (ICM) process that involves multiple steps and is exceedingly expensive. Spatial variation of parameters across each wafer, where the circuits are positioned, result from equipment or process limitations, and a circuit is likely to be defective if its neighbors on the wafer are defective as well. The existence of this Neighborhood Effect, while recognized, is not well captured in traditional modeling approaches. The challenge is to extrapolate, from given samples, the patterns of the defects and predict accurately the yield of the process. The patterns are effectively identified using adjacency-clustering that is achieved with the graph-theoretic separation-deviation model, also known as the Markov Random Field (MRF) model. The use of the technique is shown to identify the defects’ patterns and provide dramatic improvements in the accuracy of yield prediction as compared to state-of-the-art methods.

[1]  B. T. Murphy,et al.  Cost-size optima of monolithic integrated circuits , 1964 .

[2]  Jye-Chyi Lu,et al.  Bayesian analysis of zero-inflated regression models , 2006 .

[3]  Fei-Long Chen,et al.  A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .

[4]  Giuseppe De Nicolao,et al.  Unsupervised spatial pattern classification of electrical-wafer-sorting maps in semiconductor manufacturing , 2005, Pattern Recognit. Lett..

[5]  R. B. Seeds,et al.  Yield and cost analysis of bipolar LSI , 1968 .

[6]  J. A. Cunningham The use and evaluation of yield models in integrated circuit manufacturing , 1990 .

[7]  K.P. White,et al.  Classification of Defect Clusters on Semiconductor Wafers Via the Hough Transformation , 2008, IEEE Transactions on Semiconductor Manufacturing.

[8]  Ye Chow Kuang,et al.  Defect cluster recognition system for fabricated semiconductor wafers , 2013, Eng. Appl. Artif. Intell..

[9]  Olga Veksler,et al.  Fast approximate energy minimization via graph cuts , 2001, Proceedings of the Seventh IEEE International Conference on Computer Vision.

[10]  Dorit S. Hochbaum,et al.  An efficient algorithm for image segmentation, Markov random fields and related problems , 2001, JACM.

[11]  Tao Yuan,et al.  Bayesian spatial defect pattern recognition in semiconductor fabrication using support vector clustering , 2010 .

[12]  Douglas C. Montgomery,et al.  Modeling and analyzing semiconductor yield with generalized linear mixed models , 2014 .

[13]  Suk Joo Bae,et al.  Yield prediction via spatial modeling of clustered defect counts across a wafer map , 2007 .

[14]  Dorit S. Hochbaum,et al.  A Cut-Based Algorithm for the Nonlinear Dual of the Minimum Cost Network Flow Problem , 2004, Algorithmica.

[15]  Charles H. Stapper,et al.  Large-Area Fault Clusters and Fault Tolerance in VLSI Circuits: A Review , 1989, IBM J. Res. Dev..

[16]  Lee-Ing Tong,et al.  Wafer defect pattern recognition by multi-class support vector machines by using a novel defect cluster index , 2009, Expert Syst. Appl..

[17]  Ming-Ju Wu,et al.  Wafer Map Failure Pattern Recognition and Similarity Ranking for Large-Scale Data Sets , 2015, IEEE Transactions on Semiconductor Manufacturing.

[18]  Sheng Liu,et al.  Adjacency-Clustering and Its Application for Yield Prediction in Integrated Circuit Manufacturing , 2018, Oper. Res..

[19]  Dorit S. Hochbaum,et al.  Solving the Convex Cost Integer Dual Network Flow Problem , 2003, Manag. Sci..

[20]  M. A. Bayoumi,et al.  The nature of defect patterns on integrated-circuit wafer maps , 1994 .

[21]  Susan L. Albin,et al.  The Impact of Clustered Defect Distributions in IC Fabrication , 1989 .

[22]  Cheng-Lung Huang,et al.  Defect spatial pattern recognition using a hybrid SOM-SVM approach in semiconductor manufacturing , 2009, Expert Syst. Appl..

[23]  D. Hochbaum Multi-Label Markov Random Fields as an Efficient and Effective Tool for Image Segmentation, Total Variations and Regularization , 2013 .

[24]  Vijayan N. Nair,et al.  Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects , 1997 .

[25]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[26]  Way Kuo,et al.  Modeling manufacturing yield and reliability , 1999 .

[27]  Kyungmee O. Kim Burn-in considering yield loss and reliability gain for integrated circuits , 2011, Eur. J. Oper. Res..

[28]  Tao Yuan,et al.  Yield Prediction for Integrated Circuits Manufacturing Through Hierarchical Bayesian Modeling of Spatial Defects , 2011, IEEE Transactions on Reliability.