Experimental evidences and simulations of trap generation along a percolation path

In this paper we present experimental results of single trap impact on bulk MOSFETs, shedding light on counter intuitive behavior when increasing the gate bias. Using a well calibrated 3D TCAD model, statistical simulations at atomistic level are performed, demonstrating that the interactions between the traps and the percolation path are responsible for the unexpected bias dependences of the trap impact and therefore that a trap generation enhanced by higher current densities along this path can explain measured data.

[1]  Andrew R. Brown,et al.  Quantum corrections in the simulation of decanano MOSFETs , 2003 .

[2]  J. Martin-Martinez,et al.  Time-dependent variability of high-k based MOS devices: Nanoscale characterization and inclusion in circuit simulators , 2011, 2011 International Electron Devices Meeting.

[3]  T. Grasser,et al.  Defect-based methodology for workload-dependent circuit lifetime projections - Application to SRAM , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[4]  Asen Asenov,et al.  Reliability aware simulation flow: From TCAD calibration to circuit level analysis , 2015, 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[5]  N. Horiguchi,et al.  Impact of single charged gate oxide defects on the performance and scaling of nanoscaled FETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[6]  Asen Asenov,et al.  RTN and BTI in nanoscale MOSFETs: A comprehensive statistical simulation study , 2013 .

[7]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[8]  T. Grasser,et al.  Impact of Individual Charged Gate-Oxide Defects on the Entire $I_{D}$–$V_{G}$ Characteristic of Nanoscaled FETs , 2012, IEEE Electron Device Letters.

[9]  R. Degraeve,et al.  Correlation of single trapping and detrapping effects in drain and gate currents of nanoscaled nFETs and pFETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[10]  Kiyoshi Takeuchi,et al.  Comprehensive SRAM design methodology for RTN reliability , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[11]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[12]  T. Grasser,et al.  Time-dependent defect spectroscopy for characterization of border traps in metal-oxide-semiconductor transistors , 2010 .

[13]  Subhash Saini,et al.  Hierarchical approach to "atomistic" 3-D MOSFET simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Kaushik Roy,et al.  Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era , 2010, Proceedings of the IEEE.

[15]  Tibor Grasser,et al.  Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..

[16]  N. Horiguchi,et al.  Interplay Between Statistical Variability and Reliability in Contemporary pMOSFETs: Measurements Versus Simulations , 2014, IEEE Transactions on Electron Devices.

[17]  Jie Ding,et al.  Modelling RTN and BTI in nanoscale MOSFETs from device to circuit: A review , 2014, Microelectronics and reliability.

[18]  B. Cheng,et al.  Interplay between statistical reliability and variability: A comprehensive transistor-to-circuit simulation technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[19]  A. Asenov,et al.  The relevance of deeply-scaled FET threshold voltage shifts for operation lifetimes , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[20]  Alper Demir,et al.  SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs , 2011, 2011 Design, Automation & Test in Europe.