Four-valued interface circuits for NMOS VLSI
暂无分享,去创建一个
Abstract In this paper we present radix 4 to binary encoder and decoder interface circuits for NMOS VLSI. The circuits can be implemented using standard binary NMOS fabrication processes and are designed to operate correctly over the entire target range of device parameters specified by MOSIS. They have been simulated using SPICE with the typical parameters provided by MOSIS, and found to work correctly. Thus these circuits can be readily used to reduce pinouts of binary NMOS logic chips, and thereby allow significant cost savings.
[1] K. Wayne Current,et al. Characteristics of Prototype CMOS Quaternary Logic Encoder-Decoder Circuits , 1986, IEEE Transactions on Computers.
[2] Charles Asbury Holt. Electronic circuits: Digital and analog , 1978 .
[3] Kenneth C. Smith. The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.
[4] B. L. Grung,et al. Transistors : fundamentals for the integrated-circuit engineer , 1983 .