Performance enhancement of efficient process based on Carry-Skip Adder for IoT applications

Abstract IoT provides a platform for every device to be connected by means of a stable internet connection. The interoperability of the devices helps to communicate and exchange data between one another and increases the power consumption of devices. When creating a new IoT system or rebuilding the existing ones, the low power circuit design is considered as an essential factor. In the low power circuit design, the most challenging aspect to overcome is to reduce the leakage power, because the battery-operated devices are fast in draining energy when left long in the standby mode. Reducing the delay of a ripple carry adder can be only accomplished with Carry-Skip Adder (CSA) with minimal effort when compared to other techniques like a carry-look ahead adder. The carry skip adder belongs to the family of bypass adders, and its main aim is to improve the worst-case delay of the IoT device based on its area and power consumption. The CSA used in the proposed method for the IoT processor helps to increase the performance of the system relative to average power dissipation, leakage power, power delay product, and propagation delay.

[1]  Dipankar Pal,et al.  Novel CMOS multi-bit counter for speed-power optimization in multiplier design , 2018 .

[2]  J. Jacob Wikner,et al.  A highly sensitive, low-power, and wide dynamic range CMOS digital pixel sensor , 2015 .

[3]  R. K. Sharma,et al.  Real-time fault tolerant full adder design for critical applications , 2016 .

[4]  Gaetano Palumbo,et al.  Mixed Full Adder topologies for high-performance low-power arithmetic circuits , 2007, Microelectron. J..

[5]  Mehdi Kamal,et al.  High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  P. Samundiswary,et al.  Design and Performance Analysis of Various Adders using Verilog , 2013 .

[7]  Masoud Dehyadegari,et al.  Designing energy-efficient imprecise adders with multi-bit approximation , 2019, Microelectron. J..

[8]  Ashis Kumer Biswas,et al.  Efficient approaches for designing reversible Binary Coded Decimal adders , 2008, Microelectron. J..

[9]  Zubaida Yusoff,et al.  Analysis design of area efficient segmentation digital to analog converter for ultra-low power successive approximation analog to digital converter , 2016, Microelectron. J..

[10]  Fayez Gebali,et al.  Optimized structures of hybrid ripple carry and hierarchical carry lookahead adders , 2015, Microelectron. J..

[11]  Shmuel Wimer,et al.  Energy efficient hybrid adder architecture , 2015, Integr..

[12]  M. M. Abutaleb.  Robust and efficient quantum-dot cellular automata synchronous counters , 2017, Microelectron. J..

[13]  Rajesh A. Thakker,et al.  Improving the performance of transmission gate and hybrid CMOS Full Adders in chain and tree structure architectures , 2019, Integr..

[14]  Themistoklis Haniotakis,et al.  Power efficient synchronous counter design , 2019, Comput. Electr. Eng..

[15]  C. Vinoth,et al.  A very fast and low power carry select adder circuit , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[16]  S. Rakesh,et al.  A comprehensive review on the VLSI design performance of different Parallel Prefix Adders , 2019 .

[17]  M. Thangamani,et al.  VLSI Implementation of Low Power Area Efficient Fast Carry Select Adder , 2015 .