A low-complexity MPEG-2 to H.264/AVC wavefront intra-frame transcoder architecture

Abstract We present a reconfigurable high-throughput MPEG-2 to H.264/AVC intra-frame transcoding architecture with wavefront data processing. The proposed FPGA implementation deals with the highly data-dependent critical path of the transcoder, and with low-complexity synchronization of the encoding and decoding stages. Furthermore, the implementation is applicable for reconfiguration and limits the communication bandwidth to the surrounding system through use of on-chip memory. The computationally demanding units of the MPEG-2 decoder have been implemented by processing 8 pixels in parallel, whereas H.264/AVC encoder engine utilizes a 4 × 4 block-level pipeline. The synchronous communication between the stages and full pipeline of the system is achieved by an intermediate memory buffer mechanism. A wavefront macroblock level scanning order based on the on-the-fly processing of consecutive macroblocks and on-chip memory organization are proposed. Achieved results represent a significant reduction of minimal required frequency compared to the state of the art for resolutions CIF, SD and HD1080p. Furthermore, the proposed transcoding core with encoder stage in full pipeline has maximal throughput of 1744 Mpixels/s that corresponds to processing of UHD 4320p resolution at 30 fps.

[1]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, SPIE Optics + Photonics.

[2]  Jiun-In Guo,et al.  A dynamic quality-adjustable H.264 intra coder , 2011, IEEE Transactions on Consumer Electronics.

[3]  Hari Kalva,et al.  Exploiting the directional features in MPEG-2 for H.264 intra transcoding , 2006, IEEE Transactions on Consumer Electronics.

[4]  Kebin Jia,et al.  Low-complexity intra prediction algorithm for video down-sizing transcoder , 2011, 2011 Visual Communications and Image Processing (VCIP).

[5]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Tian-Sheuan Chang,et al.  A 140-MHz 94 K Gates HD1080p 30-Frames/s Intra-Only Profile H.264 Encoder , 2009, IEEE Trans. Circuits Syst. Video Technol..

[7]  Oscar C. Au,et al.  Efficient intra-prediction algorithm in H.264 , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).

[8]  Yibo Fan,et al.  A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k×2k H.264/AVC video encoder , 2012, 17th Asia and South Pacific Design Automation Conference.

[9]  Susanto Rahardja,et al.  Fast intra mode decision algorithm for H.264-AVC video coding , 2004, 2004 International Conference on Image Processing, 2004. ICIP '04..

[10]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[11]  Tian-Sheuan Chang,et al.  Fast three step intra prediction algorithm for 4/spl times/4 blocks in H.264 , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Ilker Hamzaoglu,et al.  Computation and power reduction techniques for H.264 intra prediction , 2012, Microprocess. Microsystems.

[13]  Anthony Vetro,et al.  Efficient MPEG-2 to H.264/AVC intra transcoding in transform-domain , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Sergio Bampi,et al.  A high throughput H.264/AVC intra-frame encoding loop architecture for HD1080p , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[15]  Kjetil Svarstad,et al.  A low complexity H.264/AVC 4×4 intra prediction architecture with macroblock/block reordering , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

[16]  H.-T. Huang,et al.  A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  King Ngi Ngan,et al.  An Efficient Intra Mode Selection Algorithm For H.264 Based On Fast Edge Classification , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[18]  Wan-Chi Siu,et al.  H.264 fast intra mode selection algorithm based on direction difference measure in the pixel domain , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.

[19]  Satoshi Goto,et al.  High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[21]  Gwo-Long Li,et al.  135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  S. Bampi,et al.  FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding , 2012, 2012 VIII Southern Conference on Programmable Logic.

[23]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[24]  Iain E. G. Richardson,et al.  The H.264 Advanced Video Compression Standard , 2010 .

[25]  Ahmed Ben Atitallah,et al.  FPGA DESIGN FOR H.264/AVC ENCODER , 2011 .

[26]  H. Loukil,et al.  An efficient pipeline execution of H.264/AVC intra 4×4 frame design , 2010, 2010 7th International Multi- Conference on Systems, Signals and Devices.