Ultra Low Power ASIP Design for Wireless Sensor Nodes

This work presents a methodology for designing an ultra low power application specific instruction set processor. This paper shows the different steps to develop a digital signal processing architecture for a single channel ECG application assuming a system level power dissipation constraint of 100 muW. We follow a bottleneck driven approach based on the following steps. First coarse grained clock gating is applied. Next, the static as well as the dynamic dissipation of the digital processor is reduced and possibilities for future improvements are discussed. Finally, an optimal processor is built consuming 8.40 muW when running the reference application.

[1]  Narayanan Vijaykrishnan,et al.  Evaluating run-time techniques for leakage power reduction , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[2]  Mladen Berekovic,et al.  Design of 100 muW Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring , 2007, SAMOS.

[3]  H. J. M. Veendrick,et al.  Deep-submicron CMOS ICs , 1998 .

[4]  Malgorzata Marek-Sadowska,et al.  Benefits and costs of power-gating technique , 2005, 2005 International Conference on Computer Design.