A 25 Gb/s 3D-Integrated CMOS/Silicon-Photonic Receiver for Low-Power High-Sensitivity Optical Communication

Integrating optical receivers based on double-sampling architecture exhibit a low-power alternative to those designed around transimpedance amplifiers (TIA). In this paper, we present a 3D-integrated CMOS/silicon-photonic optical receiver. The receiver features a low-bandwidth TIA integrating front-end double-sampling technique and dynamic offset modulation. The copper-pillar-based 3D-integration technology used here enables ultralow parasitics and 40 μm pitch for interconnection. We study different tradeoffs in designing an optical receiver and how to choose between a full-bandwidth TIA front-end and integrating architecture using a resistive front-end or a low-bandwidth TIA front-end. The design methodology is supported by measurements of two 3D-integrated prototypes based on a conventional TIA and a double-sampling integrating receiver. The proposed receiver architecture achieves -14.9 dBm of sensitivity and energy efficiency of 170 fJ/b at 25 Gb/s, while the conventional receiver achieves a sensitivity of -10.4 dBm and energy efficiency of 260 fJ/b at 21.2 Gb/s.

[1]  Aravind Srinivasan,et al.  A monolithically-integrated optical transmitter and receiver in a zero-change 45nm SOI process , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  Alexander V. Rylyakov,et al.  Optical receivers using DFE-IIR equalization , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Chih-Chang Lin,et al.  8.4 A 28Gb/s 1pJ/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  Azita Emami-Neyestanak,et al.  A 90 nm CMOS 16 Gb/s Transceiver for Optical Interconnects , 2008, IEEE Journal of Solid-State Circuits.

[5]  Azita Emami-Neyestanak,et al.  A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication , 2013, IEEE Journal of Solid-State Circuits.

[6]  Jri Lee,et al.  100Gb/s ethernet chipsets in 65nm CMOS technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Saman Saeedi,et al.  A 25Gb/s 170μW/Gb/s optical receiver in 28nm CMOS for chip-to-chip optical communication , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[8]  Toru Yazaki,et al.  A 4× 25-to-28Gb/s 4.9mW/Gb/s −9.7dBm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Samuel Palermo,et al.  Optical I/O technology for tera-scale computing , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Jeremy Witzens,et al.  10Gb/s 15mW optical receiver with integrated Germanium photodetector and hybrid inductor peaking in 0.13µm SOI CMOS technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  Sylvie Menezo,et al.  A 25Gbps 3D-integrated CMOS/silicon photonic optical receiver with −15dBm sensitivity and 0.17pJ/bit energy efficiency , 2015, 2015 IEEE Optical Interconnects Conference (OI).

[12]  A. Emami-Neyestanak,et al.  A 1.6 Gb/s, 3 mW CMOS receiver for optical communication , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[13]  Quan Pan,et al.  A 48-mW 18-Gb/s fully integrated CMOS optical receiver with photodetector and adaptive equalizer , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[14]  Enrico Temporiti,et al.  A 3D-integrated 25Gbps silicon photonics receiver in PIC25G and 65nm CMOS technologies , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[15]  Tim Moran,et al.  A quad 25Gb/s 270mW TIA in 0.13µm BiCMOS with <0.15dB crosstalk penalty , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[16]  Ashok V. Krishnamoorthy,et al.  10 Gbps, 530 fJ/b optical transceiver circuits in 40 nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[17]  Michiel Steyaert,et al.  22.5 A 4×20Gb/s WDM ring-based hybrid CMOS silicon photonics transceiver , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.