A 16 GSPS 0.18 μm CMOS decimator for single-bit Σ Δ-modulation

In this work an implementation of a high-speed decimation Iter for single-bit Σ Δ -modulators is presented. The presented chip is designed in a 0.18 μm CMOS process for 16 GSamples/s with four parallel 4GSamples/s inputs. The 1- tering consists of two stages. After a 1-to-8-demuItiplexer, the rst stage employs a novel architecture and work at a clock frequency of 0.5 GHz while providing a decimation by a factor of 32. In the second stage the remaining decimation by a factor of 4 is performed. A downscaled version with a total decimation of 64 for a 8 GSamples/s Σ Δ -modulator is also included on the chip.

[1]  C. K. Yuen,et al.  Digital Filters , 1979, IEEE Transactions on Systems, Man, and Cybernetics.

[2]  Lars Wanhammar,et al.  An MILP Approach for the Design of Linear-Phase FIR Filters with Minimum Number of Signed-Power-of-Two Terms , 2001 .

[3]  P. Lafrance,et al.  Digital filters , 1974, Proceedings of the IEEE.

[4]  Rodnay Zaks,et al.  A/D and D/A conversion , 1978, Microprocess..

[5]  Lars Wanhammar.  DSP integrated circuits , 1999 .

[6]  Andrew G. Dempster,et al.  Extended results for minimum-adder constant integer multipliers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  O. Gustafsson,et al.  Power analysis of high throughput pipelined carry-propagation adders , 2004, Proceedings Norchip Conference, 2004..

[8]  Tobias G. Noll.  Carry-save architectures for high-speed digital signal processing , 1991, J. VLSI Signal Process..