On the Design of Fault-Tolerant Two-Dimensional Systolic Arrays for Yield Enhancement

The authors propose a unified approach to the design of the fault-tolerant systolic arrays incorporating design for testability, a testing scheme, a reconfiguration algorithm, time-complexity analysis of the proposed reconfiguration algorithm, and yield analysis. A main feature of the proposed designs is that multiple processing elements in a 2-D array can be tested simultaneously, thus reducing the testing time significantly. Another feature is that with the introduction of delay registers, the proposed reconfiguration algorithm reconfigures a faulty 2-D systolic array into a fault-free array without reducing throughput. The overall aim is to provide a design for a 2-D systolic array that produces high yield in VLSI/WSI implementations. >

[1]  D.K. Pradhan,et al.  Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems , 1986, Proceedings of the IEEE.

[2]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[3]  J. Greene,et al.  Area and Delay Penalties in Restructurable Wafer-Scale Arrays , 1983 .

[4]  Melvin A. Breuer,et al.  On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays , 1984, IEEE Transactions on Computers.

[5]  M. A. Bayoumi,et al.  Yield modeling for fault tolerant WSI arrays , 1990, IEEE International Symposium on Circuits and Systems.

[6]  Sun-Yuan Kung,et al.  On supercomputing with systolic/wavefront array processors , 1984 .

[7]  Janak H. Patel,et al.  Concurrent Error Detection in Multiply and Divide Arrays , 1983, IEEE Transactions on Computers.

[8]  Benjamin W. Wah,et al.  Guest Editors' Introduction: Systolic Arrays-From Concept to Implementation , 1987, Computer.

[9]  H. T. Kung,et al.  Fault-Tolerance and Two-Level Pipelining in VLSI Systolic Arrays , 1983 .

[10]  J.A. Abraham,et al.  Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures , 1986, Proceedings of the IEEE.

[11]  Sun-Yuan Kung.  On supercomputing with systolic/wavefront array processors , 1984, Proceedings of the IEEE.

[12]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .

[13]  Israel Koren.  A reconfigurable and fault-tolerant VLSI multiprocessor array , 1981, ISCA '81.

[14]  Jung Hwan Kim.  On-Line Detection of Errors in Homogeneous Multiprocessor Systems , 1986, RTSS.

[15]  Frank Thomson Leighton,et al.  Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.

[16]  Renato Stefanelli,et al.  Reconfigurable architectures for VLSI processing arrays , 1986 .