Low Power Digital Multipliers

CMOS digital multipliers have high power dissipation in comparison with other circuits due to carry propagation and spurious transitions. Techniques to reduce switching activity and improve the performance at the algorithm and circuit level are presented. A new concept to reduce switching activity using combinational self-timed elements and bypassing logic blocks to eliminate redundant operations is proposed.

[1]  Ted Williams Latency and throughput tradeoffs in self-timed speed-independent pipelines and rings , 1990 .

[2]  Takayasu Sakurai,et al.  A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications , 1996, IEEE J. Solid State Circuits.

[3]  C. Y. Roger Chen,et al.  Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[5]  Kaushik Roy,et al.  Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[6]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[7]  Earl E. Swartzlander,et al.  Optimizing multipliers for WSI , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[8]  K. Kaneko,et al.  A CMOS floating point multiplier , 1984, IEEE Journal of Solid-State Circuits.

[9]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[10]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[11]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[12]  Kaushik Roy,et al.  Circuit optimization for minimisation of power consumption under delay constraint , 1995, Proceedings of the 8th International Conference on VLSI Design.

[13]  Ad M. G. Peeters,et al.  Asynchronous Multipliers as Combinational Handshake Circuits , 1993, Asynchronous Design Methodologies.

[14]  Mark Horowitz,et al.  A zero-overhead self-timed 160-ns 54-b CMOS divider , 1991 .

[15]  Takayasu Sakurai,et al.  A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[16]  Robert W. Brodersen,et al.  A fully-asynchronous digital signal processor using self-timed circuits , 1990 .

[17]  Mary Jane Irwin,et al.  Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint , 1995, ISLPED '95.

[18]  Heinrich Klar,et al.  General algorithms for a simplified addition of 2's complement numbers , 1995, IEEE J. Solid State Circuits.

[19]  S.-L. Lu,et al.  Implementation of iterative networks with CMOS differential logic , 1988 .

[20]  William M. Waite The Production of Completion Signals by Asynchronous, Iterative Networks , 1964, IEEE Trans. Electron. Comput..

[21]  O. L. Macsorley High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.

[22]  Mary Jane Irwin,et al.  High-throughput and low-power DSP using clocked-CMOS circuitry , 1995, ISLPED '95.

[23]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[24]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[25]  An-Chang Deng,et al.  The design and implementation of PowerMill , 1995, ISLPED '95.

[26]  Keikichi Tamaru,et al.  A comparative study of switching activity reduction techniques for design of low-power multipliers , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[27]  Stylianos D. Pezaris A 40-ns 17-Bit by 17-Bit Array Multiplier , 1971, IEEE Transactions on Computers.

[28]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[29]  J.L. Huertas,et al.  SODS: A New CMOS Differential-Type Structure , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.