Verifying correct pipeline implementation for microprocessors

We introduce a general, automatic verification technique for pipelined designs. The technique is based on a scalable, formal methodology for analyzing pipelines. The key advantages to our technique are: it specifically targets pipeline control, making it more efficient; it requires no explicit specification, since it compares hardware against itself; it can be used within the broader framework of hierarchical verification; and, it can be easily extended to handle certain "complex" pipelined structures.

[1]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[2]  David L. Dill,et al.  Automatic verification of Pipelined Microprocessor Control , 1994, CAV.

[3]  Michael C. McFarland,et al.  Formal verification of sequential hardware: a tutorial , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Kenneth L. McMillan,et al.  Fitting Formal Methods into the Design Cycle , 1994, 31st Design Automation Conference.

[5]  J. Burch Techniques for verifying superscalar microprocessors , 1996, 33rd Design Automation Conference Proceedings, 1996.

[6]  David L. Dill,et al.  Validity Checking for Combinations of Theories with Equality , 1996, FMCAD.

[7]  Srinivas Devadas,et al.  Automatic Verification of Pipelined Microprocessors , 1994, 31st Design Automation Conference.

[8]  Mark Bickford,et al.  Formal verification of a pipelined microprocessor , 1990, IEEE Software.