论文信息 - Data-driven self-timed differential cascode voltage switch logic

Data-driven self-timed differential cascode voltage switch logic

A new form of DCVS logic, that is self-timed in nature and reduces the overhead of the hand-shaking circuitry has been developed. In comparison with conventional self-timed DCVS, such as EDCL or STDDCVSL, the new data-driven self-timed DCVSL [DSDCVSL] has the advantage of reduced area and smaller delays. It retains the benefits of dual-rail logic and self-timing. The key to efficient functioning of the new scheme lies in the way the completion signal is generated from the output data. This scheme is most applicable to practical circuits where the inputs to a stage arrive from several modules. This would require a proper integration of the completion signals generated by each module into a single signal that can be used to control the gate in question. DSDCVSL performs this integration efficiently.

Ramalingam Sridhar | S. Mathew

[1] David L. Pulfrey,et al. Design procedures for differential cascode voltage switch circuits , 1986 .

[2] Marc Renaudin,et al. A new asynchronous pipeline scheme: application to the design of a self-timed ring divider , 1996 .

[3] J.M.F. van Dijk,et al. Differential split-level CMOS logic for sub-nanoseconds speeds , 1985 .

[4] P. Ng,et al. Performance of CMOS differential circuits , 1996 .

[5] L. Heller,et al. Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6] David L. Pulfrey,et al. A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[7] S.-L. Lu,et al. Implementation of iterative networks with CMOS differential logic , 1988 .

[8] B. Hoefflinger,et al. Sample-set differential logic (SSDL) for complex high-speed VLSI , 1986 .