论文信息 - Digital compressor structure in neural network implementation using complex complementary pass-transistor logic (C/sup 2/PL)

Digital compressor structure in neural network implementation using complex complementary pass-transistor logic (C/sup 2/PL)

In this paper, a compressor structure based on complex complementary pass-transistor logic (C/sup 2/PL) is presented. Some types of 3-2 compressors in C/sup 2/PL are achieved and a number of experiments are conducted to optimize their performance. Two typical compressor building blocks, the 4-2 compressor and 7-3 compressor, are built and their digital neural network (DNN) applications are discussed. Compared with the complementary pass-transistor logic (CDL) designs, our simulations show that the C/sup 2/PL compressor has the best performances in power, delay and number of transistors.

David Zhang | Mohamed S. Kamel | M. I. Elmasry

[1] E.E. Swartzlander,et al. Digital neural network implementation , 1992, Eleventh Annual International Phoenix Conference on Computers and Communication [1992 Conference Proceedings].

[2] Earl E. Swartzlander,et al. Arithmetic for digital neural networks , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.

[3] Jalil Fadavi-Ardekani. M×N Booth encoded multiplier generator using optimized Wallace trees , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[4] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[5] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[6] M. Nagamatsu,et al. A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[7] Peter W. Cook,et al. Second-generation RISC floating point with multiply-add fused , 1990 .

[8] Mohamed I. Elmasry,et al. Digital MOS integrated circuits II : with applications to processors and memory design , 1992 .