Embedded transition inversion coding for low power serial link

Serial link interconnection has generated a lot of attention in on-chip bus design due to its advantages over multibit parallel interconnection in terms of crosstalk, skew, and area cost. However, serializing a multi-bit parallel bus tends to increase the bit transition and power dissipation. This paper proposes an embedded transition inversion (ETI) coding scheme that uses the phase difference between the clock and data in the transmitted serial data to address the problem of the extra indication bit. This ETI coding scheme reduces the transition by up to 31% compared with the encoding followed by serial (ES) scheme. The analysis and simulation results, in this study indicate that the proposed coding scheme produces a low bit transition for different kinds of data pattern.

[1]  Jörg Henkel,et al.  Approximate arithmetic coding for bus transition reduction in low power designs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Hoi-Jun Yoo,et al.  SILENT: serialized low energy transmission coding for on-chip interconnection networks , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[3]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[4]  Vivek De,et al.  Serial-link bus: a low-power on-chip bus architecture , 2005, ICCAD 2005.

[5]  M. B. Srinivas,et al.  Transition Inversion Based Low Power Data Coding Scheme for Synchronous Serial Communication , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[6]  Yehea I. Ismail,et al.  Serial-link bus: a low-power on-chip bus architecture , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..