Flip-flop and repeater insertion for early interconnect planning

We present a unified framework that considers flipflop and repeater insertion and the placement of flip-flop/repeater blocks during RT or higher level design. We introduce the concept of independent feasible regions in which flip-flops and repeaters can be inserted in an interconnect to satisfy both delay and cycle time constraints. Experimental results show that, with flip-flop insertion, we greatly increase the ability of interconnects to meet timing constraints. Our results also show that it is necessary to perform interconnect optimization at early design steps as the optimization will have even greater impact on the chip layout as feature size continually scales down.

[1]  Jason Cong,et al.  Buffer block planning for interconnect-driven floorplanning , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[2]  Robert K. Brayton,et al.  Performance planning , 2000, Integr..

[3]  Sachin S. Sapatnekar,et al.  A practical methodology for early buffer and wire resource allocation , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[5]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.

[6]  Cheng-Kok Koh,et al.  Routability-driven repeater block planning for interconnect-centric floorplanning , 2000, ISPD '00.

[7]  Robert K. Brayton,et al.  Integration of retiming with architectural floorplanning , 2000, Integr..

[8]  Patrick H. Madden Partitioning by iterative deletion , 1999, ISPD '99.

[9]  Cheng-Kok Koh,et al.  Repeater block planning under simultaneous delay and transition time constraints , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[10]  Doug Matzke,et al.  Will Physical Scalability Sabotage Performance Gains? , 1997, Computer.

[11]  Charles J. Alpert,et al.  Wire segmenting for improved buffer insertion , 1997, DAC.

[12]  Carlos Delgado Kloos,et al.  Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.