A 12-bit 40-MS/s calibration-free SAR ADC

This paper presents a new circuit technique named as “residue oversampling,” which is suitable for high-resolution analog-to-digital converters (ADCs). By adopting this technique and simplifying dynamic element matching (DEM), the impacts of capacitor mismatch and noise upon the successive-approximation register (SAR) ADCs are diminished significantly without calibrations. The proof-of-concept prototype was fabricated in a TSMC 40-nm CMOS technology. At 40-MS/s and 10-MS/s sampling rates, the measured peak signal-to-noise-and-distortion ratios (SNDRs) are 66.84 dB and 69.78 dB, respectively.

[1]  Takashi Morie,et al.  A 71dB-SNDR 50MS/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Yung-Hui Chung,et al.  A 24μW 12b 1MS/s 68.3dB SNDR SAR ADC with two-step decision DAC switching , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[3]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Kathleen Philips,et al.  26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[5]  Wenbo Liu,et al.  A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Yung-Hui Chung,et al.  The swapping binary-window DAC switching technique for SAR ADCs , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[7]  Arthur H. M. van Roermund,et al.  A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.