SiC MOSFET reliability and implications for qualification testing

There are a number of potential reliability issues associated with SiC power MOSFETs, including threshold-voltage stability, gate-oxide reliability, body-diode robustness, short-circuit current robustness, and radiation effects. This work is primarily focused on threshold-voltage stability and the need for an improved test method to unambiguously separate out good devices from bad ones. Threshold-voltage stability is affected primarily by active charge traps in the near-interfacial region of the insulating gate oxide. Their close proximity to the semiconductor interface leads to a strong time dependence in the direct-tunneling mechanism in response to changes in gate bias. This time dependence is not properly accounted for in the existing test methods for assessing high-temperature gate-bias (HTGB) effects, which allow temporary removal of bias during cool down and significant un-biased delay (up to 96 hours) before the post-stress measurements are performed. However, this delay, introduced to accommodate the practical constraints of industrial testing, renders this test practically meaningless due to the significant recovery that occurs in the charge states of the near-interfacial oxide traps. This difficulty can be overcome by reapplying the gate bias for a brief period of time before measuring. Details of the nature of the near-interfacial oxide traps will be discussed, including their activation energy. All this work will be presented within the context of standards development within JEDEC, and a new SiC power-devices qualification working group.

[1]  Xiao Shen,et al.  Atomic origin of high-temperature electron trapping in metal-oxide-semiconductor devices , 2015 .

[2]  Kenji Fukuda,et al.  Threshold Voltage Instability in 4H-SiC MOSFETs with Nitrided Gate Oxide Revealed by Non-relaxation Method , 2015 .

[3]  Thomas Santini,et al.  Accelerated degradation data of SiC MOSFETs for lifetime and Remaining Useful Life assessment , 2014, Microelectron. Reliab..

[4]  J. Suehle,et al.  Time Dependence of Bias-Stress-Induced SiC MOSFET Threshold-Voltage Instability Measurements , 2008, IEEE Transactions on Electron Devices.

[5]  Kenji Fukuda,et al.  Coexistence of Small Threshold Voltage Instability and High Channel Mobility in 4H-SiC(0001) Metal–Oxide–Semiconductor Field-Effect Transistors , 2012 .

[6]  Peter Friedrichs,et al.  Comparison of the Threshold-Voltage Stability of SiC MOSFETs with Thermally Grown and Deposited Gate Oxides , 2010 .

[7]  Sujit Banerjee,et al.  1700V, 5.5mOhm-cm2 4H-SiC DMOSFET with Stable 225°C Operation , 2014 .

[8]  Lothar Frey,et al.  Electrical Impact of the Aluminum P-Implant Annealing on Lateral MOSFET Transistors on 4H-SiC N-Epi , 2013 .

[9]  Aivars J. Lelis,et al.  Feasibility of SiC Threshold Voltage Drift Characterization for Reliability Assessment in Production Environments , 2016, 2016 European Conference on Silicon Carbide & Related Materials (ECSCRM).

[10]  Ronald Green,et al.  Temperature-dependent threshold stability of COTS SiC MOSFETs during gate switching , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[11]  Ronald Green,et al.  Evaluations of threshold voltage stability on COTS SiC DMOSFETs using fast measurements , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[12]  Hiroshi Yano,et al.  Instability of 4H-SiC MOSFET Characteristics due to Interface Traps with Long Time Constants , 2011 .

[13]  Ronald Green,et al.  Application of reliability test standards to SiC Power MOSFETs , 2011, 2011 International Reliability Physics Symposium.

[14]  Masayuki Imaizumi,et al.  Investigation into Short-Circuit Ruggedness of 1.2 kV 4H-SiC MOSFETs , 2008 .

[15]  Patrick M. Lenahan,et al.  Hole traps and trivalent silicon centers in metal/oxide/silicon devices , 1984 .

[16]  Yang Xue,et al.  Design and Performance Evaluation of Overcurrent Protection Schemes for Silicon Carbide (SiC) Power MOSFETs , 2014, IEEE Transactions on Industrial Electronics.

[17]  Ronald Green,et al.  Effect of ON-State Stress on SiC DMOSFET Subthreshold I-V Characteristics , 2010 .

[18]  Neil Goldsman,et al.  Bias Stress-Induced Threshold-Voltage Instability of SiC MOSFETs , 2006 .

[19]  Cheng-Tyng Yen,et al.  Negative bias temperature instability of SiC MOSFET induced by interface trap assisted hole trapping , 2016 .

[20]  Yuki Nakano,et al.  Novel Approach for Improving Interface Quality of 4H-SiC MOS Devices with UV Irradiation and Subsequent Thermal Annealing , 2013 .

[21]  Ronald Green,et al.  Short-Circuit Robustness Testing of SiC MOSFETs , 2016, 2016 European Conference on Silicon Carbide & Related Materials (ECSCRM).

[22]  Sima Dimitrijev,et al.  Active defects in MOS devices on 4H-SiC: A critical review , 2016, Microelectron. Reliab..

[23]  Sei-Hyung Ryu,et al.  A New Degradation Mechanism in High-Voltage SiC Power MOSFETs , 2007, IEEE Electron Device Letters.

[24]  Tibor Grasser,et al.  Efficient Characterization of Threshold Voltage Instabilities in SiC nMOSFETs Using the Concept of Capture-Emission-Time Maps , 2013 .

[25]  Aivars J. Lelis,et al.  Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs , 2015, IEEE Transactions on Electron Devices.

[26]  J. Suehle,et al.  Reliability Issues of SiC MOSFETs: A Technology for High-Temperature Environments , 2010, IEEE Transactions on Device and Materials Reliability.

[27]  N. Goldsman,et al.  Characterization of Transient Gate Oxide Trapping in SiC MOSFETs Using Fast $I$–$V$ Techniques , 2008, IEEE Transactions on Electron Devices.

[28]  Patrick M. Lenahan,et al.  Interface Defects and Negative Bias Temperature Instabilities in 4H-SiC PMOSFETs – A Combined DCIV/SDR Study , 2013 .

[29]  R. Wilkins,et al.  Single Event Effects in Si and SiC Power MOSFETs Due to Terrestrial Neutrons , 2017, IEEE Transactions on Nuclear Science.

[30]  M. V. Rao,et al.  Bias-stress induced threshold voltage and drain current instability in 4H–SiC DMOSFETs , 2008 .

[31]  Stanley Atcitty,et al.  Extraction of trapped charge in 4H-SiC metal oxide semiconductor field effect transistors from subthreshold characteristics , 2011 .

[32]  Fritz J. Kub,et al.  Temperature and Time Dependent Threshold Voltage Instability in 4H-SiC Power DMOSFET Devices , 2008 .

[33]  Aivars J. Lelis,et al.  Threshold-voltage bias-temperature instability in commercially-available SiC MOSFETs , 2016 .

[34]  Patrick M. Lenahan,et al.  An electrically detected magnetic resonance study of performance limiting defects in SiC metal oxide semiconductor field effect transistors , 2011 .

[35]  Kenji Fukuda,et al.  Threshold-voltage instability in 4H-SiC MOSFETs with nitrided gate oxide revealed by non-relaxation method , 2015 .

[36]  N. Goldsman,et al.  Radiation Effects in Commercial 1200 V 24 A Silicon Carbide Power MOSFETs , 2012, IEEE Transactions on Nuclear Science.

[37]  Eiichi Mizuta,et al.  Investigation of single-event damages on silicon carbide (SiC) power MOSFETs , 2013, 2013 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS).