Path selection and pattern generation for dynamic timing analysis considering power supply noise effects
暂无分享,去创建一个
[1] David D. Ling,et al. Power supply noise analysis methodology for deep-submicron VLSI chip design , 1997, DAC.
[2] Katsumi Homma,et al. Pre-layout delay calculation specification for CMOS ASIC libraries , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.
[3] Kwang-Ting Cheng,et al. Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.
[4] John L. Prince,et al. Simultaneous Switching Noise of CMOS Devices and Systems , 1993 .
[5] Kwang-Ting Cheng,et al. Estimation of maximum power supply noise for deep sub-micron designs , 1998, ISLPED '98.
[6] Yi-Min Jiang,et al. Estimation of maximum power and instantaneous current using a genetic algorithm , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[7] Kwang-Ting Cheng,et al. Performance sensitivity analysis using statistical method and its applications to delay , 2000, ASP-DAC '00.
[8] Kwang-Ting Cheng,et al. Delay testing considering power supply noise effects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[9] Melvin A. Breuer,et al. Analysis of ground bounce in deep sub-micron circuits , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[10] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .