High Speed Full Swing Current Mode BiCMOS Logical Operators

In this paper the design of a new high-speed current mode BiCMOS logic circuits is proposed. By altering the threshold detector circuit of the conventional current mode logic circuits and applying the multiple value logic (MVL) approach the number of transistors in basic logic operators are significantly reduced and hence a reduction of chip area and power dissipation as well as an increase in speed is achieved. Simulation with HSpice using BSIM 3V3 model and experimental 65nm BiCMOS technology were carried out for speed, and power consumption considerations at different supply voltage levels. Finally the performance of the proposed circuit is compared to an 8 bit voltage mode adder.

[1]  Keivan Navi,et al.  Performance of CMOS current mode full adders , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[2]  Keivan Navi,et al.  From multivalued current mode CMOS circuits to efficient voltage mode CMOS arithmetic operators , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.

[3]  Turgay Temel,et al.  Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits , 2004 .

[4]  S.P. Voinigescu,et al.  A 1-Tap 40-Gb/s Look-Ahead Decision Feedback Equalizer in 0.18-$muhbox m$SiGe BiCMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[5]  Keivan Navi,et al.  CML current mode full adders for 2.5-V power supply , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[6]  C.-L. Chen.  2.5-V bipolar/CMOS circuits for 0.25- mu m BiCMOS technology , 1992 .

[7]  Turgay Temel,et al.  A new level restoration circuit for multi-valued logic , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).