Analyses and design of bias circuits tolerating output voltages above BV/sub CEO/

Due to the inevitable tradeoff between speed and breakdown voltage, the spectacular speed improvement of modern SiGe processes in recent history has partially been achieved at the cost of a reduction in breakdown voltages. Because supply voltages have hardly been reduced however, circuits operating at a supply voltage above the collector-emitter breakdown voltage (BV/sub CEO/) are common practice today and collector-base avalanche currents are therefore of major concern. Transistors that need to handle a collector-emitter voltage above (BV/sub CEO/) are typically found as output transistors in output driver stages and in bias current circuits. Such circuits can be designed to tolerate collector-emitter voltages above (BV/sub CEO/) by driving the base terminal with a relatively low impedance. This paper analyzes various conventional as well as two new bias current circuits supporting operation at collector voltages above (BV/sub CEO/). In the new circuits, feedforward and feedback avalanche current compensation techniques are introduced that obtain a substantial increase in output breakdown voltage of the bias circuits and improve the accuracy of the current mirror at output voltages above (BV/sub CEO/). With the feedback technique, a measured increase in output breakdown voltage by more than 2 V is demonstrated while the accuracy of the current mirror ratio at output voltages of 2 to 3 times (BV/sub CEO/) is improved by an order of magnitude.

[1]  W. J. Kloosterman,et al.  Model derivation of Mextram 504: The Physics behind the Model , 2002 .

[2]  P. Lu,et al.  Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors , 1989 .

[3]  J. D. Chlipala,et al.  Explosion of poly-silicide links in laser programmable redundancy for VLSI memory repair , 1989 .

[4]  S. Sze.  Semiconductor Devices: Physics and Technology , 1985 .

[5]  Alvin J. Joseph,et al.  40-Gb/s Circuits Built From a 120-GHz , 2002 .

[6]  H. Veenstra,et al.  QUBiC4G: a f/sub T//f/sub max/ = 70/100 GHz 0.25 /spl mu/m low power SiGe-BiCMOS production technology with high quality passives for 12.5 Gb/s optical networking and emerging wireless applications up to 20 GHz , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[7]  B. Jagannathan,et al.  40 Gbit/sec circuits built from a 120 GHz f/sub T/ SiGe technology , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[8]  N. Morris,et al.  QUBiC3: a 0.5 /spl mu/m BiCMOS production technology, with fT=30 GHz, fmax=60 GHz and high-quality passive components for wireless telecommunication applications , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[9]  E. Johnson.  Physical limitations on frequency and power parameters of transistors , 1965 .

[10]  Kwok K. Ng,et al.  Reevaluation of the ftBV/sub ceo/ limit on Si bipolar transistors , 1998 .

[11]  G.A.M. Hurkx,et al.  QUBiC4X: An f/sub T//f/sub max/ = 130/140GHz SiGe:C-BiCMOS manufacturing technology witg elite passives for emerging microwave applications , 2004, Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting.

[12]  R. Brock,et al.  QUBiC4: a silicon RF-BiCMOS technology for wireless communication ICs , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).