A Design of Bang-Bang PLL in Low Jitter and Wide Pull-in Range

As bang-bang PLL (BBPLL) could resume clock data rapidly, its application in clock data recovery has become increasingly abroad. Aiming at the contrary demand of lower jitter and wider pull-in range of BBPLL, the issue puts forth a method to choose the most appropriate gain of digitally controlled oscillator (DCO) to settle. A judged and modified model has been added to the 2 nd order traditional BBPLL, which modified the gain of DCO dynamically by step forward method. Meanwhile it proposes pull-in jitter function (PJF) to judge the modified results. Then it takes a gradual comparison means to search the max PJF. It could be concluded from the simulations that the algorithm of the issue could get a compromise DCO gain in view of BBPLL’s jitter and pull-in range.

[1]  Nicola Da Dalt.  A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[2]  Giovanni Marucci,et al.  Comparing techniques for spur reduction in digital bang-bang PLLs , 2013 .

[3]  Wang Yang,et al.  Research on End-to-End Delay Performance Based on GPS Scheduling System , 2014 .

[4]  Hyeon-Min Bae,et al.  Application of Kalman Gain for Minimum Mean-Squared Phase-Error Bound in Bang-Bang CDRs , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Adam Postula,et al.  A bang-bang PLL employing dynamic gain control for low jitter and fast lock times , 2005 .

[6]  Hossein Miar Naimi,et al.  Modeling of Jitter in Bang-Bang CDR With Fourier Series Analysis , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Nicola Da Dalt,et al.  Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Michael Peter Kennedy,et al.  Statistical Properties of First-Order Bang-Bang PLL With Nonzero Loop Delay , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Salvatore Levantino,et al.  Noise Analysis and Minimization in Bang-Bang Digital PLLs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Zhou Fan.  Research on PVT Solution Methods for Navigation Message of GPS Receiver , 2013 .

[11]  Nicola Da Dalt,et al.  Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Wang Zhigong,et al.  Low-jitter PLL based on symmetric phase-frequency detector technique , 2009 .