Transient and Permanent Fault Injection in VHDL Description of Digital Circuits

The ability to evaluate the testability of digital circuits before they are actually implemented is critical for designing highly reliable systems. This feature enables designers to verify the fault detection capability of online as well as offline testable digital circuits for both permanent and transient faults, during the design stage of the circuits. This paper presents a technique for transient and permanent fault injection at the VHDL level description of both combinational and sequential digital circuits. Access to all VHDL blocks a system is straight forward using a specially designed single fault injection block. This capability of inserting transient and permanent faults should help in evaluating the testability of a digital system before it is actually implemented.

[1]  Alberto Manzone,et al.  Fault tolerant insertion and verification: a case study , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[2]  Parag K. Lala,et al.  Fault injection for verifying testability at the VHDL level , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  P. H. Eaton,et al.  SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design , 2005 .

[4]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .

[5]  Barry W. Johnson,et al.  A Fault Injection Technique for VHDL Behavioral-Level Models , 1996, IEEE Des. Test Comput..

[6]  Alfredo Benso,et al.  Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[7]  Barry W. Johnson,et al.  Behavioral fault modeling in a VHDL synthesis environment , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[8]  Alexandre M. Amory,et al.  Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL , 2000, IOLTW.

[9]  Irith Pomeranz,et al.  A low power pseudo-random BIST technique , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[10]  Pedro J. Gil,et al.  Analysis of the influence of intermittent faults in a microcontroller , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.

[11]  Massimo Violante,et al.  Exploiting FPGA for accelerating fault injection experiments , 2001, Proceedings Seventh International On-Line Testing Workshop.

[12]  Liyi Xiao,et al.  An Automated Fault Injection Technique Based on VHDL Syntax Analysis and Stratified Sampling , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[13]  Massimo Violante,et al.  New techniques for accelerating fault injection in VHDL descriptions , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).