Time‐interleaved SAR ADC design with background calibration

In this article, a low power time‐interleaved SAR (TI‐SAR) ADC is presented. Background calibration is used to improve the linearity of the ADC. Offset, gain, and capacitor mismatches between interleaved channels are calibrated by postprocessing the ADC output. Besides, a novel trimming‐based calibration algorithm is used to calibrate the timing mismatches between channels. The proposed calibration algorithm is more power‐efficient compared with most of its counterparts. The ADC consists of 18 parallel channels, a reference channel with two dummy channels, and a channel for timing calibration. The timing calibration channel is clocked only when the reference channel samples. The dummy channels are utilized to equalize the input load over time as they sample one after another to fill the gap where the reference channel does not sample. There is no need for any other dummy channels for timing calibration channel since it has low kickback noise over input driver. Each parallel channel operates at 111 ms/s while the reference channel runs at 105 ms/s. The aggregate sampling speed of the converter is 2 GS/s, and 52‐dB SNDR is accomplished near Nyquist frequencies.

[1]  Nan Li,et al.  Calibration for Sample-And-Hold Mismatches in M-Channel TIADCs Based on Statistics , 2019, Applied Sciences.

[2]  Rui Paulo Martins,et al.  A 7b 2 GS/s Time-Interleaved SAR ADC with Time Skew Calibration Based on Current Integrating Sampler , 2018, 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  John P. Keane,et al.  Calibration and Dynamic Matching in Data Converters: Part 2: Time-Interleaved Analog-to-Digital Converters and Background-Calibration Challenges , 2018, IEEE Solid-State Circuits Magazine.

[4]  Benwei Xu,et al.  Calibration Techniques for High Speed Time-Interleaved SAR ADC , 2017 .

[5]  Nan Sun,et al.  A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration , 2017, IEEE Journal of Solid-State Circuits.

[6]  Fujiang Lin,et al.  A Low Complexity All-Digital Background Calibration Technique for Time-Interleaved ADCs , 2016, VLSI Design.

[7]  Alessandro Trifiletti,et al.  Subsampling Models of Bandwidth Mismatch for Time-Interleaved Converter Calibration , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Behzad Razavi,et al.  The StrongARM Latch [A Circuit for All Seasons] , 2015, IEEE Solid-State Circuits Magazine.

[9]  Ho-Jin Park,et al.  26.4 A 21fJ/conv-step 9 ENOB 1.6GS/S 2× time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Hae-Seung Lee,et al.  A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration , 2014, IEEE Journal of Solid-State Circuits.

[11]  Hung-Yi Lin,et al.  Design of a 1‐GSample/s 9‐b double sampling track‐and‐hold amplifier in BiCMOS technology , 2014, Int. J. Circuit Theory Appl..

[12]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[13]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[14]  Andrea Pugliese,et al.  A new efficient SC integrator scheme for high‐speed low‐power applications , 2012, Int. J. Circuit Theory Appl..

[15]  Borivoje Nikolic,et al.  A 2.8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[16]  B. Murmann,et al.  A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration , 2011, 2010 Symposium on VLSI Circuits.

[17]  Stephen H. Lewis,et al.  A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.

[18]  Arthur H. M. van Roermund,et al.  Analog calibration of channel mismatches in time-interleaved ADCs , 2007, 2007 18th European Conference on Circuit Theory and Design.

[19]  Stephen H. Lewis,et al.  Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Stephen H. Lewis,et al.  Correction to "Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital Converter" , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[21]  Fredrik Gustafsson,et al.  Blind equalization of time errors in a time-interleaved ADC system , 2005, IEEE Transactions on Signal Processing.

[22]  Fredrik Gustafsson,et al.  Analysis of mismatch effects in a randomly interleaved A/D converter system , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[24]  Dusan Vlastimir Stepanovic,et al.  Calibration Techniques for Time-Interleaved SAR A/D Converters , 2012 .

[25]  Hongxing Li,et al.  Statistical analysis on the effect of capacitance mismatch in a high‐resolution successive‐approximation ADC , 2011 .