A 28 Gb/s 2-Tap FFE Source-Series-Terminated Transmitter in 22 nm CMOS FDSOI

A 28 Gb/s source-series-terminated (SST) transmitter in 22 nm CMOS FDSOI technology is presented. A stacked SST driver embedded with a 2-tap feed-forward-equalizer (FFE) is employed for flexible equalization setting, swing controlling and independent impedance tuning. An optimized precoding technology and closable digital impedance calibration loops are adopted and reduce the power dissipation largely. The equalization result exhibits 8.5 ps total jitter (TJ) and 46 mVpp eye-opening at 28 Gb/s over a 23 dB loss channel. At 0.8 V supply, the implemented transmitter consumes 17.3 mW in total.

[1]  Thomas Toifl,et al.  A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[2]  Thomas Toifl,et al.  A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[3]  Yue Lu,et al.  A 10Gb/s 10mW 2-tap reconfigurable pre-emphasis transmitter in 65nm LP CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[4]  Zhihua Wang,et al.  A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Deog-Kyoon Jeong,et al.  20-Gb/s 3.6-VPP-swing source-series-terminated driver with 2-Tap FFE in 65-nm CMOS , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Amr Amin Hafez,et al.  A 3.8 mW/Gbps quad-channel 8.5–13 Gbps serial link with a 5-tap DFE and a 4-tap transmit FFE in 28 nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[7]  Lei Luo,et al.  A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).