Dual-Edge Pulse Width Modulation Scheme for Fast Transient Response of Multiple-Phase Voltage Regulators

Transient response is a key performance for the multiphase voltage regulator, especially in microprocessor core (Vcore) applications. Conventional PWM modulation schemes have delay times which can increase the demand on the output capacitors, forcing designs to employ more capacitors for acceptable performance. A new modulation scheme is proposed to achieve very fast transient response by dramatically reducing the modulator delay time. The required output capacitors are much less with this scheme, especially in a Vcore multiphase voltage regulator. In this paper, the conventional modulator delay time is investigated and compared with the new scheme, and some experimental results are included to illustrate the impact of the new modulator on transient performance.

[1]  R. Redl,et al.  Optimizing the load transient response of the buck converter , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[2]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[3]  Fred C. Lee,et al.  Investigation of candidate VRM topologies for future microprocessors [voltage regulator modules] , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[4]  R. Miftakhutdinov.  Optimal design of interleaved synchronous buck converter at high slew-rate load current transients , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[5]  Peng Xu,et al.  Design considerations for VRM transient response based on the output impedance , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).