The KeyNote trust management system version2, IETF RFC 2704
暂无分享,去创建一个
In a logic circuit having a load MISFET of the depletion type, a MISFET logic circuit employs a logic block of a predetermined logic expression, and a MISFET of the enhancement type. The depletion type MISFET, the logic block and the enhancement type MISFET are connected in series. The enhancement type MISFET is driven by clock pluses so that, only when it is conductive, current flows through the series circuit. Thus, the amount of power consumption is lowered.