Fault-Tolerant Application-Specific Topology-Based NoC and Its Prototype on an FPGA

Application-Specific Networks-on-Chips (ASNoCs) are suitable communication platforms for meeting current application requirements. Interconnection links are the primary components involved in communication between the cores of an ASNoC design. The integration density in ASNoC increases with continuous scaling down of the transistor size. Excessive integration density in ASNoC can result in the formation of thermal hotspots, which can cause a system to fail permanently. As a result, fault-tolerant techniques are required to address the permanent faults in interconnection links of an ASNoC design. By taking into account link faults in the topology, this paper introduces a fault-tolerant application-specific topology-based NoC design and its prototype on an FPGA. To place spare links in the ASNoC topology, a meta-heuristic algorithm based on Particle Swarm Optimization (PSO) is proposed. By taking link faults into account in ASNoC design, we also propose an application mapping heuristic and a table-based fault-tolerant routing algorithm. Experiments are carried out for a specific link and any link fault in fault-tolerant topologies generated by our approach and approaches reported in the literature. For the experimentation, we used the multi-media applications Picture-in-Picture (PiP), Moving Pictures Expert Group (MPEG) - 4, MP3Encoder, and Video Object Plane Decoder (VOPD). Experiments are run on software and hardware platforms. The static performance metric communication cost and the dynamic performance metrics network latency, throughput, and router power consumption are examined using software platform. In the hardware platform, the Field Programmable Gate Array (FPGA) is used to validate proposed fault-tolerant topologies and analyze performance metrics such as application runtime, resource utilization, and power consumption. The results are compared with the existing approaches, specifically Ring topology and its modified versions on both software and hardware platforms. The experimental results obtained from software and hardware platforms for a specific link and any link fault show significant improvements in performance metrics using our approach when compared with the related works in the literature.

[1]  Riccardo Poli,et al.  Particle swarm optimization , 1995, Swarm Intelligence.

[2]  Jinglei Huang,et al.  Integer linear programming based fault-tolerant topology synthesis for application-specific NoC , 2017, 2017 IEEE 12th International Conference on ASIC (ASICON).

[3]  S. T. Pai,et al.  Electromigration in metals , 1977 .

[4]  Suleyman Tosun,et al.  Fault-Tolerant Irregular Topology Design Method for Network-on-Chips , 2014, 2014 17th Euromicro Conference on Digital System Design.

[5]  J. Patel,et al.  A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.

[6]  Santanu Chattopadhyay,et al.  Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router , 2012, Microprocess. Microsystems.

[7]  Suleyman Tosun,et al.  FPGA implementation of a fault-tolerant application-specific NoC design , 2016, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS).

[8]  Chetan Vudadha,et al.  FILA: Fault-Model for Interconnection Links in Application-Specific Network-on-Chip Design , 2020, ISCAS.

[9]  Linga Reddy Cenkeramaddi,et al.  Torus Topology based Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement , 2018, 2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[10]  Andrew B. Kahng,et al.  ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[11]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[12]  Nasser Alzeidi,et al.  A parameterized NoC simulator using OMNet++ , 2009, 2009 International Conference on Ultra Modern Telecommunications & Workshops.

[13]  P. Veda Bhanu,et al.  Fault-Tolerant Application Mapping on Mesh-of-Tree based Network-on-Chip , 2021, J. Syst. Archit..

[14]  Santanu Chattopadhyay,et al.  Task mapping and flow priority assignment of real-time industrial applications for network-on-chip based design , 2020, Microprocess. Microsystems.

[15]  Mouloud Koudil,et al.  A survey on fault-tolerant application mapping techniques for Network-on-Chip , 2019, J. Syst. Archit..

[16]  Luca Benini Application Specific NoC Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[17]  Jürgen Teich,et al.  Packet routing in dynamically changing networks on chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[18]  Faisal Mustafa Sajjade,et al.  Single Event Transient (SET) Mitigation Circuits With Immune Leaf Nodes , 2021, IEEE Transactions on Device and Materials Reliability.

[19]  Kaushik Roy,et al.  Process Variations and Process-Tolerant Design , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[20]  Gregory Ross Wilkinson,et al.  Digital Circuit Wear-out due to Electromigration in Semiconductor Metal Lines , 2009 .

[21]  Arthur J. Nozik,et al.  Hot carrier injection at semiconductor‐electrolyte junctions , 1980 .

[22]  Donald B. Johnson,et al.  A Note on Dijkstra's Shortest Path Algorithm , 1973, JACM.

[23]  Seetharaman Gopalakrishnan,et al.  Custom NoC topology generation using Discrete Antlion Trapping Mechanism , 2021, Integr..

[25]  Salvatore Monteleone,et al.  Noxim: An open, extensible and cycle-accurate network on chip simulator , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).

[26]  Liang-Bi Chen,et al.  Fault tolerant application-specific NoC topology synthesis for three-dimensional integrated circuits , 2011, 2011 IEEE International SOC Conference.

[27]  David Pommerenke,et al.  Software-based analysis of the effects of electrostatic discharge on embedded systems , 2011, 2011 IEEE 35th Annual Computer Software and Applications Conference.

[28]  Axel Jantsch,et al.  Methods for fault tolerance in networks-on-chip , 2013, CSUR.

[29]  J. Soumya,et al.  Fault-tolerant application specific Network-on-Chip design , 2017, 2017 7th International Symposium on Embedded Computing and System Design (ISED).

[30]  Suleyman Tosun,et al.  Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Pedro J. Gil,et al.  Analysis of the influence of intermittent faults in a microcontroller , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.

[32]  Pinar Kullu,et al.  Energy-aware and fault-tolerant custom topology design method for network-on-chips , 2019, Nano Commun. Networks.

[33]  N. L. Venkataraman,et al.  Design and analysis of application specific network on chip for reliable custom topology , 2019, Comput. Networks.

[34]  Santanu Chattopadhyay,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..