论文信息 - A High Speed Low-Power Accumulator for Direct Digital Frequency Synthesizer

A High Speed Low-Power Accumulator for Direct Digital Frequency Synthesizer

A high speed low-power 32-bit accumulator for direct digital frequency synthesizer (DDFS) is presented. The DDFS consists of a phase accumulator, a phase-to-sine amplitude converter, and a D/A converter. For accumulator design, high speed pipelining scheme is commonly used to increase throughput and to reduce power consumption. Our design decreases power consumption and the number of registers down to 24% and 37% of the conventional pipelined accumulator

Yong Sin Kim | Sung-Mo Kang | S. Kang | Y. Kim

[1] Lee-Sup Kim,et al. An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/a converter , 2004, IEEE Journal of Solid-State Circuits.

[2] B. Gold,et al. A digital frequency synthesizer , 1971 .

[3] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[4] H. Samueli,et al. A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[5] M. Thompson. Low-latency, high-speed numerically controlled oscillator using progression-of-states technique , 1992 .