Research on Failure Mode Prognostics of Digital Devices Based on IBIS Model

Application validation is an effective method for detection of aerospace components failure mode, Application of simulation based on the IBIS (Input/Output Buffer Information Specification) model can be failure mode prognostics of components. The application verification technical solution proposed in this paper completes the simulation of the application system environment, extracts the required data by carrying out PCB SI simulation in multiple simulation platforms based on the IBIS model, and then use software simulation and hardware co-simulation to achieve the application verification of the digital IC devices. this paper takes the application verification of SRAM as an example to discuss related technologies. Firstly, this paper conducts further studies on IBIS modeling techniques and completes the IBIS modeling work for SRAM, Secondly, PCB SI simulation based on IBIS models is carried out to simulate SRAM's board-level environments and data for the subsequent simulation is extracted. Finally, a software simulation platform and a hardware co-simulation platform are designed for the SRAM, and the application verification for SRAM is completed. The application verification of SRAM demonstrated the feasibility of the application verification simulation technical solution proposed in this paper.

[1]  S. Mazzocchi,et al.  Channel analysis of High Speed Digital Module and correlation between simulations and measurements , 2013, 2013 17th IEEE Workshop on Signal and Power Integrity.

[2]  Jose E. Schutt-Aine,et al.  Using X-parameters to generate IBIS models , 2013, 2013 17th IEEE Workshop on Signal and Power Integrity.

[3]  Thierry Lacrevaz,et al.  Fast estimation of high-speed signal integrity for coupled PCB interconnects , 2013, 2013 17th IEEE Workshop on Signal and Power Integrity.

[4]  Marco Aurisicchio,et al.  An IBIS Based Approach for the Analysis of Non-Functional Requirements , 2012 .

[5]  A. Nunez,et al.  A tool to generate models based on behavioral IBIS models , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[6]  P.D. Franzon,et al.  Improving Behavioral IO Buffer Modeling Based on IBIS , 2008, IEEE Transactions on Advanced Packaging.

[7]  A. Varma,et al.  Developing Improved IO Buffer Behavioral Modeling Methodology Based on IBIS , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.

[8]  Nasser Masoumi,et al.  A complete solution for Board-Level Signal Integrity Analysis Using IBIS Models , 2013, 2013 13th Mediterranean Microwave Symposium (MMS).

[9]  Weimin Zheng,et al.  PCB level SI simulation based on IBIS model for high-speed FPGA system , 2009, 2009 9th International Conference on Electronic Measurement & Instruments.