Optimizing Sequential Cycles Through Shannon Decomposition and Retiming

Optimizing sequential cycles is essential for many types of high-performance circuits, such as pipelines for packet processing. Retiming is a powerful technique for speeding pipelines, but it is stymied by tight sequential cycles. Designers usually attack such cycles by manually combining Shannon decomposition with retiming-effectively a form of speculation-but such manual decomposition is error prone. We propose an efficient algorithm that simultaneously applies Shannon decomposition and retiming to optimize circuits with tight sequential cycles. While the algorithm is only able to improve certain circuits (roughly half of the benchmarks we tried), the performance increase can be dramatic (7%-61%) with only a modest increase in area (1%-12%). The algorithm is also fast, making it a practical addition to a synthesis flow

[1]  Robert K. Brayton,et al.  Performance enhancement through the generalized bypass transform , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[2]  Tiziano Villa,et al.  VIS: A System for Verification and Synthesis , 1996, CAV.

[3]  Robert K. Brayton,et al.  Delay optimization of combinational logic circuits by clustering and partial collapsing , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Charles E. Leiserson,et al.  Retiming synchronous circuitry , 1988, Algorithmica.

[5]  Martin C. Rinard,et al.  High-level automatic pipelining for sequential circuits , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[6]  Robert K. Brayton,et al.  Timing optimization of combinational logic , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[8]  Robert K. Brayton,et al.  Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Yosinori Watanabe,et al.  Logic decomposition during technology mapping , 1995, ICCAD.

[10]  Kanwar Jit Singh.  Performance optimization of digital circuits , 1992 .

[11]  Soha Hassoun,et al.  Architectural retiming: pipelining latency-constrained circuits , 1996, DAC '96.

[12]  Andrea S. LaPaugh,et al.  Efficient techniques for timing correction , 1990, IEEE International Symposium on Circuits and Systems.

[13]  Robert K. Brayton,et al.  Performance Optimization Using Exact Sensitization , 1994, 31st Design Automation Conference.

[14]  Peichen Pan.  Performance-driven integration of retiming and resynthesis , 1999, DAC '99.