Temperature- and energy-constrained scheduling in multitasking systems: A model checking approach

The ongoing scaling of semiconductor technology is causing severe increase of on-chip power density and temperature in microprocessors. This has raised urgent requirement for both power and thermal management during each level of system design. In this paper, we propose a formal technique based on model checking using extended timed automata to solve the processor frequency assignment problem in a temperature- and energy-constrained multitasking system. The state space explosion problem is alleviated by transforming and solving a Pseudo-Boolean satisfiability problem. Our approach is capable of finding efficient solutions under various constraints and applicable to other problem variants as well. Our method is independent of any system and task characteristics. Experimental results demonstrate the usefulness of our approach.

[1]  Riccardo Bettati,et al.  Reactive speed control in temperature-constrained real-time systems , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).

[2]  Lian-Tuu Yeh,et al.  Thermal management of microelectronic equipment : heat transfer theory, analysis methods, and design practices , 2002 .

[3]  Gang Qu,et al.  ALT-DVS: Dynamic Voltage Scaling with Awareness of Leakage and Temperature for Real-Time Systems , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[4]  M. Ellsworth,et al.  Chip power density and module cooling technology projections for the current decade , 2004, The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543).

[5]  Karam S. Chatha,et al.  Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[6]  Timo Berthold,et al.  Nonlinear Pseudo-Boolean Optimization: Relaxation or Propagation? , 2009, SAT.

[7]  Dongkun Shin,et al.  Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[8]  Li Shang,et al.  Thermal vs Energy Optimization for DVFS-Enabled Processors in Embedded Systems , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[9]  Rajesh K. Gupta,et al.  Energy aware non-preemptive scheduling for hard real-time systems , 2005, 17th Euromicro Conference on Real-Time Systems (ECRTS'05).

[10]  Xiliang Zhong,et al.  System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[11]  Wang Yi,et al.  Timed Automata with Asynchronous Processes: Schedulability and Decidability , 2002, TACAS.

[12]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[13]  Kevin Skadron,et al.  Temperature-Aware Computer Systems: Opportunities and Challenges , 2003, IEEE Micro.

[14]  Tei-Wei Kuo,et al.  On the Minimization fo the Instantaneous Temperature for Periodic Real-Time Tasks , 2007, 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'07).

[15]  Endre Boros,et al.  Pseudo-Boolean optimization , 2002, Discret. Appl. Math..

[16]  Pradip Bose,et al.  Multicore power management: Ensuring robustness via early-stage formal verification , 2009, 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design.

[17]  Rami G. Melhem,et al.  Determining optimal processor speeds for periodic real-time tasks with different power characteristics , 2001, Proceedings 13th Euromicro Conference on Real-Time Systems.

[18]  Weixun Wang,et al.  Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems , 2010, 2010 23rd International Conference on VLSI Design.

[19]  R. Viswanath.  Thermal Performance Challenges from Silicon to Systems , 2000 .

[20]  Rajesh K. Gupta,et al.  Leakage aware dynamic voltage scaling for real-time embedded systems , 2004, Proceedings. 41st Design Automation Conference, 2004..

[21]  Weixun Wang,et al.  PreDVS: Preemptive dynamic voltage scaling for real-time systems using approximation scheme , 2010, Design Automation Conference.

[22]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[23]  Mingsong Chen,et al.  Synchronized Generation of Directed Tests Using Satisfiability Solving , 2010, 2010 23rd International Conference on VLSI Design.

[24]  Wang Yi,et al.  Timed automata as task models for event-driven systems , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[25]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[26]  Karam S. Chatha,et al.  Approximation algorithm for the temperature-aware scheduling problem , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[27]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.

[28]  Tulika Mitra,et al.  Temperature aware task sequencing and voltage scaling , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[29]  Wang Yi,et al.  UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems , 1996, Hybrid Systems.

[30]  Mingsong Chen,et al.  Efficient decision ordering techniques for SAT-based test generation , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[31]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[32]  Rami G. Melhem,et al.  Power-aware scheduling for periodic real-time tasks , 2004, IEEE Transactions on Computers.

[33]  Stephan Merz,et al.  Model Checking , 2000 .

[34]  Ann Gordon-Ross,et al.  SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems , 2009, 2009 22nd International Conference on VLSI Design.

[35]  Sandeep K. Shukla,et al.  A model checking approach to evaluating system level dynamic power management policies for embedded systems , 2001, Sixth IEEE International High-Level Design Validation and Test Workshop.

[36]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[37]  Chin-Fu Kuo,et al.  Energy-Efficient Scheduling for Real-Time Systems on Dynamic Voltage Scaling (DVS) Platforms , 2007, 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007).