Managing verification error traces with Bounded Model Debugging
暂无分享,去创建一个
[1] Moayad Fahim Ali,et al. Fault diagnosis and logic debugging using Boolean satisfiability , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Igor L. Markov,et al. Automating Postsilicon Debugging and Repair , 2008, Computer.
[3] Niklas Sörensson,et al. An Extensible SAT-solver , 2003, SAT.
[4] Rolf Drechsler,et al. Automatic Fault Localization for Property Checking , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Rolf Drechsler,et al. Post-verification debugging of hierarchical designs , 2005, ICCAD 2005.
[6] Armin Biere,et al. Symbolic Model Checking without BDDs , 1999, TACAS.
[7] Rolf Drechsler,et al. Post-verification debugging of hierarchical designs , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[8] Michael S. Hsiao,et al. Testing, verification, and diagnosis in the presence of unknowns , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[9] Igor L. Markov,et al. Automating post-silicon debugging and repair , 2007, ICCAD 2007.
[10] Sean Safarpour,et al. Abstraction and Refinement Techniques in Automated Design Debugging , 2006, Seventh International Workshop on Microprocessor Test and Verification (MTV'06).
[11] Shi-Yu Huang,et al. Formal Equivalence Checking and Design Debugging , 1998 .
[12] Robert P. Kurshan,et al. An Analysis of SAT-Based Model Checking Techniques in an Industrial Environment , 2005, CHARME.